{"id":"https://openalex.org/W2908630447","doi":"https://doi.org/10.1109/tetc.2019.2893735","title":"Multi-Rate Programmable Equalizer for M-PHY Serial Interface","display_name":"Multi-Rate Programmable Equalizer for M-PHY Serial Interface","publication_year":2019,"publication_date":"2019-01-18","ids":{"openalex":"https://openalex.org/W2908630447","doi":"https://doi.org/10.1109/tetc.2019.2893735","mag":"2908630447"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2019.2893735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2019.2893735","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084023370","display_name":"\u0391\u03bd\u03b4\u03c1\u03ad\u03b1\u03c2 \u03a4\u03c3\u03b9\u03bc\u03c0\u03cc\u03c2","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"ANDREAS TSIMPOS","raw_affiliation_strings":["Electronics Laboratory, University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033043398","display_name":"Andreas Christos Demartinos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"ANDREAS CHRISTOS DEMARTINOS","raw_affiliation_strings":["Electronics Laboratory, University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069238230","display_name":"S. Vlassis","orcid":"https://orcid.org/0000-0003-2687-0285"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"SPYRIDON VLASSIS","raw_affiliation_strings":["Electronics Laboratory, University of Patras, Patras, Greece"],"raw_orcid":"https://orcid.org/0000-0003-2687-0285","affiliations":[{"raw_affiliation_string":"Electronics Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021162190","display_name":"George Souliotis","orcid":"https://orcid.org/0000-0001-5705-0779"},"institutions":[{"id":"https://openalex.org/I1319660883","display_name":"Technological Educational Institute of Western Greece","ror":"https://ror.org/01mymm084","country_code":"GR","type":"education","lineage":["https://openalex.org/I1319660883"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"GEORGE SOULIOTIS","raw_affiliation_strings":["Department of Electrical Engineering, Technological Educational Institute of Western Greece, Patras, Greece"],"raw_orcid":"https://orcid.org/0000-0001-5705-0779","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technological Educational Institute of Western Greece, Patras, Greece","institution_ids":["https://openalex.org/I1319660883"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.186,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48505145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":"1","first_page":"379","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9049429297447205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8119726181030273},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.8042153120040894},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.656254768371582},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.6457333564758301},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4493619501590729},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4312335252761841},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4249078333377838},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.4201311469078064},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4150363802909851},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37342631816864014},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32215601205825806},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20237281918525696},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.176508367061615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17376402020454407},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.14168521761894226},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.11046424508094788},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10408616065979004}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9049429297447205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8119726181030273},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.8042153120040894},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.656254768371582},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.6457333564758301},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4493619501590729},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4312335252761841},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4249078333377838},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.4201311469078064},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4150363802909851},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37342631816864014},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32215601205825806},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20237281918525696},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.176508367061615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17376402020454407},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.14168521761894226},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.11046424508094788},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10408616065979004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2019.2893735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2019.2893735","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1507643192","https://openalex.org/W1540085841","https://openalex.org/W1903462438","https://openalex.org/W1968037316","https://openalex.org/W1978540353","https://openalex.org/W1982274517","https://openalex.org/W1985701715","https://openalex.org/W1995203207","https://openalex.org/W2000655724","https://openalex.org/W2012162936","https://openalex.org/W2034525900","https://openalex.org/W2052561295","https://openalex.org/W2100403807","https://openalex.org/W2120200547","https://openalex.org/W2126887978","https://openalex.org/W2150359820","https://openalex.org/W2154966820","https://openalex.org/W2155962791","https://openalex.org/W2162064805","https://openalex.org/W2168901237","https://openalex.org/W2170044530","https://openalex.org/W2177443808","https://openalex.org/W2329557596","https://openalex.org/W2505670954","https://openalex.org/W2517302106","https://openalex.org/W2547169465","https://openalex.org/W2550825605","https://openalex.org/W4239912896","https://openalex.org/W4247877227","https://openalex.org/W6632436867","https://openalex.org/W6646872398","https://openalex.org/W6663707913","https://openalex.org/W6678875593","https://openalex.org/W6683229723","https://openalex.org/W6684576625","https://openalex.org/W6729464360","https://openalex.org/W6729632397"],"related_works":["https://openalex.org/W2091946342","https://openalex.org/W2003312501","https://openalex.org/W1520599922","https://openalex.org/W1933111953","https://openalex.org/W2510718891","https://openalex.org/W2102417914","https://openalex.org/W2624154251","https://openalex.org/W653725568","https://openalex.org/W192291305","https://openalex.org/W4288047240"],"abstract_inverted_index":{"A":[0,58],"programmable":[1,99],"continuous-time":[2],"linear":[3],"equalizer":[4],"(CTLE)":[5],"for":[6,40,87,134,151],"multi-rate":[7],"high":[8],"speed":[9],"serial":[10],"interfaces":[11],"(HSSI)":[12],"is":[13,20,62,71,140,147],"proposed":[14,73],"in":[15,74,119],"this":[16],"paper.":[17],"Our":[18],"solution":[19],"compliant":[21],"with":[22,125],"the":[23,35,46,55,65,78,84,95,102,106,110,138],"multi-data":[24],"rates":[25],"of":[26,45,109],"1.45,":[27],"2.9,":[28],"5.8":[29],"and":[30,81,94,104,117,130,137],"11.6":[31],"Gbps":[32,136],"specified":[33],"by":[34],"M-PHY":[36,56],"rev.4":[37],"HSSI":[38],"standard":[39],"mobile":[41],"applications.":[42],"The":[43,91,112,143],"specifications":[44],"input":[47],"short-term":[48],"total":[49],"jitter":[50,88,146],"STTJ":[51,59],"are":[52,98],"analyzed":[53],"demystifying":[54],"standard.":[57],"generator":[60],"which":[61],"implemented":[63],"using":[64],"behavioral":[66],"description":[67],"language":[68],"cadence":[69],"verilog-A,":[70],"also":[72],"order":[75],"to":[76,82,101,105],"optimize":[77],"CTLE":[79,113],"operation":[80],"improve":[83],"simulation":[85],"time":[86],"tolerance":[89],"testing.":[90],"transfer":[92],"function":[93],"power":[96],"consumption":[97],"according":[100],"data-rate":[103],"frequency":[107],"band":[108],"STDJ.":[111],"topology":[114],"was":[115],"designed":[116],"simulated":[118],"TSMC":[120],"CMOS":[121],"65":[122],"nm":[123],"process":[124],"1.2":[126],"V":[127],"supply":[128],"voltage":[129],"dissipates":[131],"12.5":[132],"mA":[133],"11.66":[135,152],"FoM":[139],"0.12":[141],"pJ/bit/dB.":[142],"output":[144],"deterministic":[145],"around":[148],"2.5":[149],"ps":[150],"Gbps.":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}