{"id":"https://openalex.org/W2792113460","doi":"https://doi.org/10.1109/tetc.2018.2800721","title":"Trade-off between Hit Rate and Hit Latency for Optimizing DRAM Cache","display_name":"Trade-off between Hit Rate and Hit Latency for Optimizing DRAM Cache","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2792113460","doi":"https://doi.org/10.1109/tetc.2018.2800721","mag":"2792113460"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2018.2800721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2018.2800721","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084694372","display_name":"Pai Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pai Chen","raw_affiliation_strings":["Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070528368","display_name":"Jianhui Yue","orcid":"https://orcid.org/0000-0002-1876-6931"},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianhui Yue","raw_affiliation_strings":["Department of Computer Science, Michigan Technological University, Houghton, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Michigan Technological University, Houghton, MI, USA","institution_ids":["https://openalex.org/I11957088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022398389","display_name":"Xiaofei Liao","orcid":"https://orcid.org/0000-0001-6302-813X"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofei Liao","raw_affiliation_strings":["Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022262922","display_name":"Hai Jin","orcid":"https://orcid.org/0000-0002-3934-7605"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hai Jin","raw_affiliation_strings":["Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Service Computing Technology and System Lab, Big Data Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2377,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.5739188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8101191520690918},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7651494741439819},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.644935131072998},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5479195713996887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5344136953353882},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5133939981460571},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43267005681991577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4270506501197815},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3249967098236084},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2645822763442993},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2220120131969452},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1360698938369751}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8101191520690918},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7651494741439819},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.644935131072998},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5479195713996887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5344136953353882},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5133939981460571},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43267005681991577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4270506501197815},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3249967098236084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2645822763442993},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2220120131969452},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1360698938369751},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tetc.2018.2800721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2018.2800721","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},{"id":"pmh:oai:digitalcommons.mtu.edu:michigantech-p-30319","is_oa":false,"landing_page_url":"https://digitalcommons.mtu.edu/michigantech-p/11017","pdf_url":null,"source":{"id":"https://openalex.org/S4377196391","display_name":"Digital Commons - Michigan Tech (Michigan Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I11957088","host_organization_name":"Michigan Technological University","host_organization_lineage":["https://openalex.org/I11957088"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Michigan Tech Publications, Part 1","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2613314487","display_name":"\u5f02\u6784\u5185\u5b58\u7cfb\u7edf\u7684\u52a8\u6001\u91cd\u6784\u673a\u5236\u7814\u7a76","funder_award_id":"61672251","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2929819304","display_name":null,"funder_award_id":"1618194","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"},{"id":"https://openalex.org/G3582114861","display_name":null,"funder_award_id":"61433019","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7218138803","display_name":null,"funder_award_id":"61628204","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321883","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1977349283","https://openalex.org/W1979978831","https://openalex.org/W1995287338","https://openalex.org/W1999915308","https://openalex.org/W2013626513","https://openalex.org/W2041420601","https://openalex.org/W2071208935","https://openalex.org/W2072730350","https://openalex.org/W2074113453","https://openalex.org/W2075293780","https://openalex.org/W2082982763","https://openalex.org/W2106754364","https://openalex.org/W2120829734","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2158630919","https://openalex.org/W2169865228","https://openalex.org/W2314529622","https://openalex.org/W2736888776","https://openalex.org/W3003697980"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2800626838","https://openalex.org/W4386903460","https://openalex.org/W2130233920","https://openalex.org/W2080843961"],"abstract_inverted_index":{"Due":[0],"to":[1,15,22,76,87,116,140],"the":[2,17,52,99,107,113,131],"large":[3],"storage":[4],"capacity,":[5],"high":[6],"bandwidth":[7],"and":[8,29,63,83,124,144,165,173,180,191,198],"low":[9],"latency,":[10,85],"3D":[11],"DRAM":[12,24,38,48,73,147],"is":[13],"proposed":[14,121],"be":[16],"last":[18],"level":[19],"cache,":[20],"referred":[21,86],"as":[23,88],"cache.":[25,39,119],"The":[26,90,120],"hit":[27,30,54,58,81,109,157],"rate":[28,55,82,110,158],"latency":[31,59,169],"are":[32],"two":[33,145],"conflicting":[34],"optimization":[35],"goals":[36],"for":[37,56],"To":[40],"address":[41],"this":[42],"issue,":[43],"we":[44],"design":[45,143],"a":[46,71,79,125],"new":[47],"organization":[49,75],"that":[50,101,153],"trades":[51],"lower":[53],"shorter":[57,84],"by":[60,98,159,170,193],"way-locator":[61,122],"cache":[62,65,74,96,105,115,123,148],"novel":[64,72,126],"set":[66,94,103,127],"layout.":[67],"We":[68,134],"have":[69],"designed":[70],"simultaneously":[77],"achieve":[78],"good":[80],"SODA-cache.":[89],"SODA-cache":[91,154,186],"adapts":[92],"2-way":[93,102],"associate":[95],"motivated":[97],"observation":[100],"associative":[104,118],"provides":[106],"most":[108],"improvement":[111],"from":[112],"direct-mapped":[114],"highly":[117],"layout":[128],"effectively":[129],"reduce":[130,166],"cache-hit":[132],"latency.":[133],"use":[135],"SPEC":[136],"2006":[137],"CPU":[138],"benchmark":[139],"evaluate":[141],"our":[142],"stat-of-art":[146],"designs.":[149],"Experimental":[150],"results":[151],"show":[152],"can":[155],"improve":[156],"8.1":[160],"percent":[161,175,200],"compared":[162,176],"with":[163,177],"Alloy-cache":[164,179,190],"average":[167,195],"access":[168],"23.1,":[171],"13.2":[172],"8.6":[174],"LH-cache,":[178,189],"ATCache":[181,192],"respectively":[182,201],"on":[183,194],"average.":[184],"Accordingly,":[185],"outperforms":[187],"over":[188],"17,":[196],"12.8":[197],"8.4":[199],"in":[202],"term":[203],"of":[204],"weighted":[205],"speedup.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}