{"id":"https://openalex.org/W2566949481","doi":"https://doi.org/10.1109/tetc.2016.2640185","title":"An Exploration of Applying Gate-Length-Biasing Techniques to Deeply-Scaled FinFETs Operating in Multiple Voltage Regimes","display_name":"An Exploration of Applying Gate-Length-Biasing Techniques to Deeply-Scaled FinFETs Operating in Multiple Voltage Regimes","publication_year":2016,"publication_date":"2016-12-17","ids":{"openalex":"https://openalex.org/W2566949481","doi":"https://doi.org/10.1109/tetc.2016.2640185","mag":"2566949481"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2016.2640185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2016.2640185","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069335234","display_name":"Tiansong Cui","orcid":"https://orcid.org/0000-0002-4195-8181"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tiansong Cui","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100645529","display_name":"Ji Li","orcid":"https://orcid.org/0000-0002-8372-1297"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ji Li","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651384","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-3024-7990"},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["Department of Electrical Engineering & Computer Science, Syracuse University, Syracuse, NY"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Computer Science, Syracuse University, Syracuse, NY","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069335234"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.1026,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.81151714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"6","issue":"2","first_page":"172","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7668545246124268},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5766565203666687},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5365720987319946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5220018029212952},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4877389371395111},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4837798774242401},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4484180212020874},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4258936643600464},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3695521354675293},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24774208664894104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1537972092628479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10058245062828064}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7668545246124268},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5766565203666687},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5365720987319946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5220018029212952},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4877389371395111},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4837798774242401},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4484180212020874},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4258936643600464},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3695521354675293},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24774208664894104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1537972092628479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10058245062828064}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2016.2640185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2016.2640185","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1966483730","https://openalex.org/W1967171495","https://openalex.org/W1989870785","https://openalex.org/W1994098334","https://openalex.org/W2022094288","https://openalex.org/W2026555177","https://openalex.org/W2030338488","https://openalex.org/W2049955736","https://openalex.org/W2054791832","https://openalex.org/W2064167794","https://openalex.org/W2071959909","https://openalex.org/W2078920220","https://openalex.org/W2086936748","https://openalex.org/W2098229491","https://openalex.org/W2106759508","https://openalex.org/W2113118270","https://openalex.org/W2130894801","https://openalex.org/W2144645095","https://openalex.org/W2148923014","https://openalex.org/W2161203815","https://openalex.org/W2167566128","https://openalex.org/W2168159483","https://openalex.org/W2406444183","https://openalex.org/W2518564956","https://openalex.org/W2555039799","https://openalex.org/W4234835973","https://openalex.org/W4252820003","https://openalex.org/W6670411047"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2124914815","https://openalex.org/W2052610149","https://openalex.org/W2545258430","https://openalex.org/W2889342715","https://openalex.org/W2221753976","https://openalex.org/W3209890832","https://openalex.org/W2991183408","https://openalex.org/W3106976592","https://openalex.org/W1835483971"],"abstract_inverted_index":{"With":[0],"the":[1,8,28],"aggressive":[2],"downscaling":[3],"of":[4,10,49,87],"process":[5,41],"technologies":[6,32],"and":[7,40,89,97],"importance":[9],"batterypowered":[11],"systems,":[12],"reducing":[13],"leakage":[14,76,98],"power":[15,77,99],"consumption":[16],"has":[17],"become":[18],"a":[19,47,64,103],"crucial":[20],"design":[21],"challenge":[22],"for":[23,74],"IC":[24],"designers.":[25],"In":[26],"addition,":[27],"traditional":[29],"bulk":[30,55],"CMOS":[31,56],"face":[33],"significant":[34],"challenges":[35],"related":[36],"to":[37,54,68],"short-channel":[38],"effects":[39],"variations.":[42],"FinFET":[43,106],"devices":[44],"have":[45],"attracted":[46],"lot":[48],"attention":[50],"as":[51],"an":[52],"alternative":[53],"in":[57,79],"sub-32nm":[58],"technology":[59],"nodes.":[60],"This":[61],"paper":[62],"presents":[63],"device-circuit":[65],"cross-layer":[66],"framework":[67],"utilize":[69],"fine-grained":[70],"gate-length":[71],"biased":[72],"FinFETs":[73],"circuit":[75,95],"reduction":[78],"nearand":[80],"super-threshold":[81],"(VT)":[82],"operation":[83],"regimes.":[84],"The":[85],"impacts":[86],"cell-level":[88],"transistor-level":[90],"Gate-Length":[91],"Biasing":[92],"(GLB)":[93],"on":[94],"speed":[96],"are":[100],"studied":[101],"using":[102],"7":[104],"nm":[105],"technology.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}