{"id":"https://openalex.org/W2500757389","doi":"https://doi.org/10.1109/tetc.2016.2593628","title":"Clock-Less DFT-Less Test Strategy for Null Convention Logic","display_name":"Clock-Less DFT-Less Test Strategy for Null Convention Logic","publication_year":2016,"publication_date":"2016-07-22","ids":{"openalex":"https://openalex.org/W2500757389","doi":"https://doi.org/10.1109/tetc.2016.2593628","mag":"2500757389"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2016.2593628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2016.2593628","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Clock-Less_DFT-Less_Test_Strategy_for_Null_Convention_Logic/27523296","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082672005","display_name":"Nastaran Nemati","orcid":"https://orcid.org/0000-0002-0682-396X"},"institutions":[{"id":"https://openalex.org/I188329596","display_name":"University of Canberra","ror":"https://ror.org/04s1nv328","country_code":"AU","type":"education","lineage":["https://openalex.org/I188329596"]},{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Nastaran Nemati","raw_affiliation_strings":["University of New South Wales, Canberra, ACT, Australia"],"raw_orcid":"https://orcid.org/0000-0002-0682-396X","affiliations":[{"raw_affiliation_string":"University of New South Wales, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I188329596","https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103092491","display_name":"Paul Beckett","orcid":"https://orcid.org/0000-0001-8401-5477"},"institutions":[{"id":"https://openalex.org/I82951845","display_name":"RMIT University","ror":"https://ror.org/04ttjf776","country_code":"AU","type":"education","lineage":["https://openalex.org/I82951845"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Paul Beckett","raw_affiliation_strings":["RMIT University, Melbourne, Vic., Australia"],"raw_orcid":"https://orcid.org/0000-0001-8401-5477","affiliations":[{"raw_affiliation_string":"RMIT University, Melbourne, Vic., Australia","institution_ids":["https://openalex.org/I82951845"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054563831","display_name":"Mark C. Reed","orcid":"https://orcid.org/0000-0002-8766-324X"},"institutions":[{"id":"https://openalex.org/I188329596","display_name":"University of Canberra","ror":"https://ror.org/04s1nv328","country_code":"AU","type":"education","lineage":["https://openalex.org/I188329596"]},{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Mark C. Reed","raw_affiliation_strings":["University of New South Wales, Canberra, ACT, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I188329596","https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057674619","display_name":"Karl M. Fant","orcid":"https://orcid.org/0000-0003-0951-2136"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Karl Fant","raw_affiliation_strings":["Theseus Research Inc., Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Theseus Research Inc., Mountain View, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.07737089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"6","issue":"4","first_page":"460","last_page":"473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543781161308289},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6336038112640381},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.6007415652275085},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5885711312294006},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5718420147895813},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5246294140815735},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5107378959655762},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4861545264720917},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4476550817489624},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4229891896247864},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4155729413032532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3471769392490387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1852549910545349},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15861663222312927},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1401260495185852}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543781161308289},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6336038112640381},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.6007415652275085},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5885711312294006},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5718420147895813},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5246294140815735},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5107378959655762},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4861545264720917},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4476550817489624},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4229891896247864},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4155729413032532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3471769392490387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1852549910545349},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15861663222312927},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1401260495185852},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tetc.2016.2593628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2016.2593628","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},{"id":"pmh:oai:alma.61RMIT_INST:11246759330001341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/TETC.2016.2593628","pdf_url":null,"source":{"id":"https://openalex.org/S4306402074","display_name":"RMIT Research Repository (RMIT University Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82951845","host_organization_name":"RMIT University","host_organization_lineage":["https://openalex.org/I82951845"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:figshare.com:article/27523296","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Clock-Less_DFT-Less_Test_Strategy_for_Null_Convention_Logic/27523296","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/27523296","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Clock-Less_DFT-Less_Test_Strategy_for_Null_Convention_Logic/27523296","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W189036309","https://openalex.org/W352761140","https://openalex.org/W646410877","https://openalex.org/W1504650796","https://openalex.org/W1533006071","https://openalex.org/W1595368737","https://openalex.org/W1993974694","https://openalex.org/W2009625126","https://openalex.org/W2031240799","https://openalex.org/W2031665266","https://openalex.org/W2053355603","https://openalex.org/W2053931020","https://openalex.org/W2062604863","https://openalex.org/W2081240624","https://openalex.org/W2085028021","https://openalex.org/W2091960397","https://openalex.org/W2092003138","https://openalex.org/W2102327308","https://openalex.org/W2117939640","https://openalex.org/W2118913540","https://openalex.org/W2121399123","https://openalex.org/W2127145135","https://openalex.org/W2155694037","https://openalex.org/W2156101882","https://openalex.org/W2159042429","https://openalex.org/W2159380800","https://openalex.org/W2167138208","https://openalex.org/W2171908682","https://openalex.org/W2292920467","https://openalex.org/W2508013019","https://openalex.org/W4231670955"],"related_works":["https://openalex.org/W2181952921","https://openalex.org/W2107525390","https://openalex.org/W1933196597","https://openalex.org/W2157191248","https://openalex.org/W2114980936","https://openalex.org/W2169576796","https://openalex.org/W2102656124","https://openalex.org/W2168652618","https://openalex.org/W2127247647","https://openalex.org/W2166402441"],"abstract_inverted_index":{"Null":[0],"Convention":[1],"Logic":[2],"(NCL)":[3],"is":[4,186,207,224,300],"a":[5,23,60,132,154],"robust":[6],"asynchronous":[7],"technique":[8],"that":[9,66,143,220,238,304],"poses":[10],"new":[11],"challenges":[12],"to":[13,19,65],"test":[14,45,99,141,175,266,327],"and":[15,26,47,90,153,191,209,213,248,278,285,316],"testability":[16],"strategies":[17],"due":[18],"the":[20,27,31,42,56,71,108,112,121,147,150,159,167,204,221,230,270,294,301,318],"lack":[21,35],"of":[22,30,36,44,55,67,80,111,126,146,156,161,169,182,226,257,288,296],"clock":[24],"signal":[25],"state-holding":[28],"behavior":[29],"NCL":[32,40,57,81,183,194,258,290,311],"gates.":[33,162,184,259],"The":[34,216,260],"deterministic":[37],"timing":[38],"in":[39,196,275],"complicates":[41],"management":[43],"timing,":[46],"stuck-at":[48,68,178,253],"faults":[49,69,75,105,148,179,254],"on":[50,70,76,149,158,180,255,322],"gate":[51,72,77,151],"internal":[52,78],"feedback":[53,79],"(GIF)":[54],"gates":[58,82,195],"exhibit":[59],"totally":[61],"different":[62],"effect":[63],"compared":[64,210],"inputs.":[73],"Stuck-at":[74],"do":[83],"not":[84],"always":[85],"cause":[86],"an":[87,246],"incorrect":[88],"output":[89],"therefore":[91],"are":[92],"considered":[93],"hard-to-detect":[94],"or":[95,116],"undetectable":[96],"by":[97,123],"automatic":[98],"pattern":[100],"generation":[101],"(ATPG)":[102],"algorithms.":[103],"Such":[104],"could":[106],"leave":[107],"primary":[109],"outputs":[110],"circuit":[113,122],"completely":[114],"unaffected":[115],"sometimes":[117],"they":[118],"only":[119],"affect":[120],"early":[124],"detection":[125],"completeness.":[127],"This":[128,234],"work":[129,165,303,320],"first":[130,302,319],"proposes":[131],"clock-less":[133],"self-timed":[134,271,308],"ATPG,":[135],"with":[136,269,312],"no":[137,313],"added":[138],"design":[139],"for":[140,176,188,202,211,251,283,310,328],"(DFT),":[142],"detects":[144],"all":[145],"inputs":[152],"share":[155],"those":[157],"GIF":[160,181,256],"Then,":[163],"this":[164,299],"investigates":[166],"effectiveness":[168],"<sub":[170,240,263,324],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[171,241,264,325],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">IDDQ</sub>":[172],"(quiescent":[173],"current)":[174],"detecting":[177,252],"Hspice":[185],"used":[187],"implementing":[189],"static":[190,284],"semi-static":[192,286],"transistor-level":[193],"(45":[197],"nm,":[198],"1.1":[199],"V)":[200],"technology,":[201],"which":[203],"supply":[205],"current":[206,223],"measured":[208],"fault-free":[212,231],"faulty":[214,222],"circuits.":[215],"experimental":[217],"results":[218],"show":[219],"orders":[225],"magnitude":[227],"higher":[228],"than":[229],"leakage":[232],"current.":[233],"considerable":[235],"difference":[236],"shows":[237],"I":[239,262,323],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DDQ</sub>":[242,265,326],"testing":[243],"might":[244],"be":[245],"efficient":[247],"low-cost":[249],"candidate":[250],"proposed":[261],"method":[267],"along":[268],"ATPG":[272,309],"has":[273,305],"resulted":[274],"average":[276],"98.16":[277],"98.04":[279],"percent":[280],"fault":[281],"coverage":[282],"implementations":[287],"several":[289],"circuits,":[291],"respectively.":[292],"To":[293],"extent":[295],"our":[297],"knowledge,":[298],"addressed":[306],"clockless,":[307],"area":[314],"overhead,":[315],"also":[317],"conducted":[321],"NCL.":[329]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}