{"id":"https://openalex.org/W2912475159","doi":"https://doi.org/10.1109/test.2018.8624803","title":"On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs","display_name":"On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2912475159","doi":"https://doi.org/10.1109/test.2018.8624803","mag":"2912475159"},"language":"en","primary_location":{"id":"doi:10.1109/test.2018.8624803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2018.8624803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034034624","display_name":"Leonidas Katselas","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Leonidas Katselas","raw_affiliation_strings":["Aristotle Univ. of Thessaloniki, Thessaloniki, University Campus, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle Univ. of Thessaloniki, Thessaloniki, University Campus, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Aristotle Univ. of Thessaloniki, Thessaloniki, University Campus, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle Univ. of Thessaloniki, Thessaloniki, University Campus, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["Eindhoven Univ. of Technology, AZ Eindhoven, Den Dolech 2, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven Univ. of Technology, AZ Eindhoven, Den Dolech 2, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083029305","display_name":"Christos Papameletis","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Papameletis","raw_affiliation_strings":["Cadence Design Systems, Endicott, 1701 North Street, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, 1701 North Street, United States of America","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["IMEC, Leuven, Kapeldreef 75, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Kapeldreef 75, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7150819301605225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5973159074783325},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5847885608673096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5517947673797607},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5372315645217896},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5225790739059448},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4748304784297943},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46789443492889404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4436967074871063},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.410679429769516},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33171290159225464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2587106227874756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13384723663330078},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10562479496002197}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7150819301605225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5973159074783325},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5847885608673096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5517947673797607},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5372315645217896},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5225790739059448},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4748304784297943},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46789443492889404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4436967074871063},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.410679429769516},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33171290159225464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2587106227874756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13384723663330078},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10562479496002197},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/test.2018.8624803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2018.8624803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:publications/df514b1e-a462-4564-9c9b-8e3d525991a0","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/df514b1e-a462-4564-9c9b-8e3d525991a0","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Katselas, L, Hatzopoulos, A, Jiao, H, Papameletis, C & Marinissen, E J 2018, On-chip toggle generators to provide realistic conditions during test of digital 2D-SoCs and 3D-SICs. in International Test Conference 2018, ITC 2018 - Proceedings., 8624803, Institute of Electrical and Electronics Engineers, Piscataway, 49th IEEE International Test Conference, ITC 2018, Phoenix, United States, 29/10/18. https://doi.org/10.1109/TEST.2018.8624803","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:909986","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=909986","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:909986","is_oa":false,"landing_page_url":"http://repository.tue.nl/909986","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/df514b1e-a462-4564-9c9b-8e3d525991a0","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/df514b1e-a462-4564-9c9b-8e3d525991a0","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Test Conference 2018, ITC 2018 - Proceedings","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1966348745","https://openalex.org/W1983621102","https://openalex.org/W2013445609","https://openalex.org/W2018607921","https://openalex.org/W2064744942","https://openalex.org/W2074730724","https://openalex.org/W2080510479","https://openalex.org/W2122241287","https://openalex.org/W2134808608","https://openalex.org/W2144888713","https://openalex.org/W2150516314","https://openalex.org/W2152406824","https://openalex.org/W2159934779","https://openalex.org/W2165749494","https://openalex.org/W2169839635","https://openalex.org/W2196330920","https://openalex.org/W2217152984","https://openalex.org/W2257957190","https://openalex.org/W2401126153","https://openalex.org/W2503952136","https://openalex.org/W2588890006","https://openalex.org/W2770730573","https://openalex.org/W2781925293","https://openalex.org/W2787181795","https://openalex.org/W2809894419","https://openalex.org/W2888824071","https://openalex.org/W3141456863","https://openalex.org/W7073691628"],"related_works":["https://openalex.org/W2104478015","https://openalex.org/W4230343699","https://openalex.org/W2188538914","https://openalex.org/W1958365305","https://openalex.org/W2154529098","https://openalex.org/W2137475190","https://openalex.org/W1592696310","https://openalex.org/W2913446198","https://openalex.org/W1985839125","https://openalex.org/W2109319621"],"abstract_inverted_index":{"In":[0,73],"digital":[1,113],"logic":[2],"circuits,":[3],"unconstrained":[4],"scan":[5],"tests":[6],"are":[7,45,69],"known":[8],"to":[9,23,32,92,105],"evoke":[10],"much":[11],"higher":[12],"switching":[13,26,82],"activity":[14,27,83],"than":[15],"functional":[16,35],"modes.":[17],"State-of-the-art":[18],"ATPG":[19],"tools":[20],"have":[21],"knobs":[22],"constrain":[24],"the":[25,29,63,78,81,85,96],"of":[28,80,95,112],"generated":[30],"test":[31,111],"a":[33,49,103],"user-defined":[34],"level.":[36],"Two-dimensional":[37],"System-on-Chips":[38],"(2D-SoCs)":[39],"and":[40,101,115],"three-dimensional":[41],"stacked":[42,57],"ICs":[43],"(3D-SICs)":[44],"typically":[46],"tested":[47,70],"in":[48,84],"modular":[50,110],"fashion,":[51],"i.e.,":[52],"per":[53],"embedded":[54],"core":[55],"or":[56,66],"die.":[58],"At":[59],"any":[60],"moment":[61],"during":[62,109],"test,":[64],"one":[65],"more":[67],"modules":[68,88],"('module-under-test',":[71],"MUT).":[72],"this":[74],"work,":[75],"we":[76,90],"present":[77],"impact":[79],"currently":[86],"not-tested":[87],"(which":[89],"refer":[91],"as":[93],"'neighbors'":[94],"MUT)":[97],"on":[98],"overall":[99],"IR-drop":[100],"propose":[102],"method":[104],"provide":[106],"realistic":[107],"conditions":[108],"2D-SoCs":[114],"3D-SICs,":[116],"using":[117],"on-chip":[118],"programmable":[119],"toggle":[120],"generators.":[121]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}