{"id":"https://openalex.org/W2782109235","doi":"https://doi.org/10.1109/test.2017.8242082","title":"Design-for-test and test time optimization for 3D SOCs","display_name":"Design-for-test and test time optimization for 3D SOCs","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782109235","doi":"https://doi.org/10.1109/test.2017.8242082","mag":"2782109235"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102740051","display_name":"Surajit Kumar Roy","orcid":"https://orcid.org/0000-0003-3458-6874"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Surajit Kumar Roy","raw_affiliation_strings":["Dept. of Information Technology, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Technology, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033232210","display_name":"Chandan Giri","orcid":"https://orcid.org/0000-0003-3687-6242"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Giri","raw_affiliation_strings":["Dept. of Information Technology, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Technology, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102740051"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53914265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6537221074104309},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5794389843940735},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.42556118965148926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4081060588359833},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3546052575111389},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22895658016204834},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11151757836341858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08421266078948975}],"concepts":[{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6537221074104309},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5794389843940735},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.42556118965148926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4081060588359833},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3546052575111389},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22895658016204834},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11151757836341858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08421266078948975},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1569415299","https://openalex.org/W1965451131","https://openalex.org/W1974639872","https://openalex.org/W1987131925","https://openalex.org/W1987638749","https://openalex.org/W1992796329","https://openalex.org/W1994257370","https://openalex.org/W2014515940","https://openalex.org/W2017359391","https://openalex.org/W2023264348","https://openalex.org/W2039742323","https://openalex.org/W2057612354","https://openalex.org/W2068947384","https://openalex.org/W2075105459","https://openalex.org/W2081828624","https://openalex.org/W2081872896","https://openalex.org/W2082046960","https://openalex.org/W2089696629","https://openalex.org/W2101924668","https://openalex.org/W2103022917","https://openalex.org/W2107304970","https://openalex.org/W2124414146","https://openalex.org/W2125982897","https://openalex.org/W2130877430","https://openalex.org/W2151760281","https://openalex.org/W2158277795","https://openalex.org/W2165642910","https://openalex.org/W2168584827","https://openalex.org/W4230995773","https://openalex.org/W4235430437","https://openalex.org/W4246913510","https://openalex.org/W4253117434","https://openalex.org/W6654423413","https://openalex.org/W6660540487","https://openalex.org/W6674934667","https://openalex.org/W6682827148"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2131559056","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2009690023"],"abstract_inverted_index":{"Three":[0],"dimensional":[1],"(3D)":[2],"integration":[3,22],"based":[4],"on":[5],"through-Silicon-Via":[6],"(TSV)":[7],"is":[8,51,110],"currently":[9],"evolving":[10],"as":[11],"an":[12],"area":[13],"of":[14,45,92,164],"great":[15],"interest":[16],"in":[17,35,154,168],"modern":[18],"semiconductor":[19],"industry.":[20],"3D":[21,47,80,87,103,138,169],"provides":[23],"higher":[24],"performance,":[25],"bandwidth":[26],"and":[27,59,76,134],"lower":[28],"power":[29],"consumption.":[30],"But":[31],"due":[32,112],"to":[33,64,98,113,124,150],"scaling":[34],"technology":[36],"features":[37],"these":[38,46],"chips":[39],"are":[40,62,96,122],"more":[41],"complex.":[42],"Hence,":[43],"testing":[44],"integrated":[48],"circuits":[49],"(ICs)":[50],"a":[52],"challenging":[53],"task.":[54],"Effective":[55],"test":[56,68,73,84,100,108,127,156],"architecture":[57,74],"design":[58,83],"optimization":[60,75],"techniques":[61,161],"essential":[63],"minimize":[65,99,125],"the":[66],"manufacturing":[67],"cost.":[69],"This":[70],"paper":[71],"addresses":[72],"Design-for-Test":[77],"(DfT)":[78],"for":[79,86,102,107,137,162],"ICs.":[81],"We":[82,146],"wrapper":[85],"SOC":[88],"using":[89],"minimum":[90],"number":[91],"TSVs.":[93],"Heuristic":[94],"algorithms":[95,121],"proposed":[97,123],"time":[101,128],"SOC.":[104],"Also,":[105],"TSVs":[106,153,167],"access":[109],"limited":[111],"small":[114],"chip":[115],"area.":[116],"To":[117],"address":[118],"this":[119],"issue,":[120],"overall":[126],"considering":[129],"all":[130],"possible":[131],"partial":[132],"stacks":[133],"complete":[135],"stack":[136],"IC":[139],"with":[140],"hard":[141],"dies":[142],"under":[143],"TSV":[144],"constraint.":[145],"next":[147],"describe":[148],"strategies":[149],"identify":[151],"faulty":[152,166],"reduced":[155],"time.":[157],"Finally,":[158],"we":[159],"present":[160],"recovery":[163],"those":[165],"IC.":[170]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}