{"id":"https://openalex.org/W2782427524","doi":"https://doi.org/10.1109/test.2017.8242077","title":"A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems","display_name":"A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782427524","doi":"https://doi.org/10.1109/test.2017.8242077","mag":"2782427524"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016083347","display_name":"Shuo-Lian Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shuo-Lian Hong","raw_affiliation_strings":["Dept. of Electrical Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Dept. of Electrical Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016083347"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20585784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7665736079216003},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7337154150009155},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7197206020355225},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7009555697441101},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6177747845649719},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5979165434837341},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5426999926567078},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5023767948150635},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5006687641143799},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.49095872044563293},{"id":"https://openalex.org/keywords/timer","display_name":"Timer","score":0.45584434270858765},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33873069286346436},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.28183645009994507},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18765300512313843},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.15474647283554077},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11301577091217041}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7665736079216003},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7337154150009155},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7197206020355225},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7009555697441101},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6177747845649719},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5979165434837341},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5426999926567078},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5023767948150635},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5006687641143799},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.49095872044563293},{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.45584434270858765},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33873069286346436},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.28183645009994507},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18765300512313843},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.15474647283554077},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11301577091217041},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2112041422","https://openalex.org/W2119616711","https://openalex.org/W2119677575","https://openalex.org/W2121357476","https://openalex.org/W2129981070","https://openalex.org/W2142295179","https://openalex.org/W2143592276","https://openalex.org/W2155538747","https://openalex.org/W2157212773","https://openalex.org/W2162925013","https://openalex.org/W2163953032","https://openalex.org/W2293773707","https://openalex.org/W2550814511","https://openalex.org/W2555734087","https://openalex.org/W2576406381","https://openalex.org/W2767217438","https://openalex.org/W4251579334","https://openalex.org/W4285719527","https://openalex.org/W6678346030"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W1999924508","https://openalex.org/W2224788396","https://openalex.org/W2117814846","https://openalex.org/W2136047350"],"abstract_inverted_index":{"A":[0,64],"novel":[1],"run-pause-resume":[2],"(RPR)":[3],"debug":[4,13,65,110,130],"methodology":[5,24],"that":[6,120],"can":[7,26],"achieve":[8],"complete":[9],"cycle-level":[10],"granularity":[11],"of":[12,31,37],"resolution":[14,131],"for":[15,106],"multiple":[16],"clock":[17,39,55,113,151],"domain":[18,40,114],"systems":[19],"is":[20,74,125,132],"proposed.":[21],"With":[22],"this":[23,62],"one":[25],"pause":[27,93,100],"the":[28,43,79,83,87,92,99,107,112,121],"normal":[29],"operation":[30],"a":[32,147],"system":[33,44,148],"at":[34],"any":[35,38,47],"cycle":[36],"and":[41,59,71,85,111,128,146],"resume":[42],"without":[45],"causing":[46],"data":[48],"invalidation":[49],"problem.":[50],"Bidirectional":[51],"transactions":[52],"among":[53],"different":[54],"domains":[56],"are":[57],"analyzed":[58],"supported":[60],"with":[61,67],"methodology.":[63],"platform":[66],"both":[68],"breakpoint-setup":[69],"software":[70],"clock-gating":[72],"hardware":[73,122],"developed.":[75],"The":[76,96,134],"former":[77],"allows":[78],"user":[80],"to":[81,90,102],"setup":[82],"breakpoint":[84],"calculate":[86],"exact":[88],"time":[89],"transmit":[91],"control":[94],"signal.":[95],"latter":[97],"converts":[98],"signal":[101],"appropriate":[103],"gating":[104],"signals":[105],"circuits":[108,136],"under":[109],"crossing":[115],"interface.":[116],"Experimental":[117],"results":[118],"show":[119],"area":[123],"overhead":[124],"very":[126],"small":[127],"100%":[129],"achieved.":[133],"experimented":[135],"include":[137],"an":[138],"industrial":[139],"JPEG":[140],"decoder":[141],"system,":[142],"several":[143],"open-source":[144],"cores":[145],"containing":[149],"three":[150],"domains.":[152]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}