{"id":"https://openalex.org/W2782049248","doi":"https://doi.org/10.1109/test.2017.8242068","title":"Use models for extending IEEE 1687 to analog test","display_name":"Use models for extending IEEE 1687 to analog test","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782049248","doi":"https://doi.org/10.1109/test.2017.8242068","mag":"2782049248"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006256979","display_name":"Peter Sarson","orcid":"https://orcid.org/0000-0002-7150-2281"},"institutions":[{"id":"https://openalex.org/I154481106","display_name":"AMS (Austria)","ror":"https://ror.org/03vz6gs79","country_code":"AT","type":"company","lineage":["https://openalex.org/I154481106"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Peter Sarson","raw_affiliation_strings":["AMS, Premsteatten, Austria"],"affiliations":[{"raw_affiliation_string":"AMS, Premsteatten, Austria","institution_ids":["https://openalex.org/I154481106"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083100857","display_name":"Jeff Rearick","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeff Rearick","raw_affiliation_strings":["AMD Fort Collins, Colorado, USA"],"affiliations":[{"raw_affiliation_string":"AMD Fort Collins, Colorado, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006256979"],"corresponding_institution_ids":["https://openalex.org/I154481106"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71008453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8914296627044678},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7487984895706177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6562917828559875},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5153176784515381},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4565335214138031},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4492446780204773},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4171483516693115},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.41346442699432373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.378726989030838},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3259792923927307},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32339656352996826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2559412717819214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2068054974079132},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.13537463545799255},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12484472990036011},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10151946544647217},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06328880786895752}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8914296627044678},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7487984895706177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6562917828559875},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5153176784515381},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4565335214138031},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4492446780204773},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4171483516693115},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.41346442699432373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.378726989030838},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3259792923927307},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32339656352996826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2559412717819214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2068054974079132},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.13537463545799255},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12484472990036011},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10151946544647217},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06328880786895752},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","score":0.5099999904632568,"display_name":"Life in Land"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2133229660","https://openalex.org/W2161715907"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2124342848","https://openalex.org/W2106548485","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4242038055"],"abstract_inverted_index":{"Through":[0],"four":[1],"use":[2],"cases":[3],"with":[4],"examples,":[5],"we":[6],"describe":[7],"how":[8],"IEEE":[9,61],"1687":[10],"can":[11],"be":[12],"extended":[13],"to":[14,22,51,66,76],"include":[15],"analog":[16,52,85],"and":[17,31,54,70,74],"mixed-signal":[18],"chips,":[19],"including":[20],"linkage":[21],"circuit":[23],"simulators":[24],"on":[25,33,41,45],"one":[26],"end":[27],"of":[28,38,60,80,92],"the":[29,34,42,46,57,67,78,81,90,93],"ecosystem":[30],"ATE":[32],"other.":[35],"The":[36],"role":[37],"instrumentation,":[39],"whether":[40],"tester":[43],"or":[44],"device":[47],"itself,":[48],"is":[49],"central":[50],"testing,":[53],"conveniently":[55],"also":[56],"focal":[58],"point":[59],"1687.":[62],"We":[63],"identify":[64],"enhancements":[65],"modular":[68],"netlist":[69],"test":[71],"languages":[72],"(ICL":[73],"PDL)":[75],"facilitate":[77],"description":[79],"components":[82],"involved":[83],"in":[84],"tests":[86,94],"as":[87,89],"well":[88],"content":[91],"themselves.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}