{"id":"https://openalex.org/W2782055018","doi":"https://doi.org/10.1109/test.2017.8242065","title":"Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study","display_name":"Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782055018","doi":"https://doi.org/10.1109/test.2017.8242065","mag":"2782055018"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077889889","display_name":"Xiaoan Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaoan Ding","raw_affiliation_strings":["Department of Computer Science, University of Chicago"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Chicago","institution_ids":["https://openalex.org/I40347166"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042597521","display_name":"Xi Liang","orcid":"https://orcid.org/0000-0002-7580-5933"},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xi Liang","raw_affiliation_strings":["Department of Computer Science, University of Chicago"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Chicago","institution_ids":["https://openalex.org/I40347166"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101989053","display_name":"Yanjing Li","orcid":"https://orcid.org/0000-0003-0124-0463"},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanjing Li","raw_affiliation_strings":["Department of Computer Science, University of Chicago"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Chicago","institution_ids":["https://openalex.org/I40347166"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077889889"],"corresponding_institution_ids":["https://openalex.org/I40347166"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5416121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9514884352684021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7669781446456909},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5913854241371155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5623058080673218},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4771308898925781},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4749431908130646},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45198264718055725},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.43494758009910583},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4250718951225281},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3318023681640625},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32539892196655273},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.24876955151557922},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15279889106750488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11101245880126953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09322062134742737}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9514884352684021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7669781446456909},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5913854241371155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5623058080673218},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4771308898925781},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4749431908130646},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45198264718055725},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.43494758009910583},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4250718951225281},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3318023681640625},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32539892196655273},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.24876955151557922},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15279889106750488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11101245880126953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09322062134742737},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309626","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":63,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1570540881","https://openalex.org/W1570631396","https://openalex.org/W1578894366","https://openalex.org/W1785664926","https://openalex.org/W1935559079","https://openalex.org/W1966282149","https://openalex.org/W1970426108","https://openalex.org/W1985229168","https://openalex.org/W1992378097","https://openalex.org/W1992487929","https://openalex.org/W2018281489","https://openalex.org/W2023834387","https://openalex.org/W2036853599","https://openalex.org/W2043634607","https://openalex.org/W2049504176","https://openalex.org/W2060397112","https://openalex.org/W2072989301","https://openalex.org/W2099937714","https://openalex.org/W2103060820","https://openalex.org/W2114260887","https://openalex.org/W2119435553","https://openalex.org/W2122048769","https://openalex.org/W2122249806","https://openalex.org/W2123644672","https://openalex.org/W2124608923","https://openalex.org/W2127122252","https://openalex.org/W2129381159","https://openalex.org/W2134633067","https://openalex.org/W2135674775","https://openalex.org/W2142111686","https://openalex.org/W2144005128","https://openalex.org/W2151917022","https://openalex.org/W2155132155","https://openalex.org/W2156748177","https://openalex.org/W2159044644","https://openalex.org/W2159392208","https://openalex.org/W2163518473","https://openalex.org/W2169875292","https://openalex.org/W2171148960","https://openalex.org/W2205576369","https://openalex.org/W2331766458","https://openalex.org/W2401836885","https://openalex.org/W2418958843","https://openalex.org/W2529008862","https://openalex.org/W2537002257","https://openalex.org/W2540952785","https://openalex.org/W2604935770","https://openalex.org/W2951113132","https://openalex.org/W3006036681","https://openalex.org/W3008468055","https://openalex.org/W3112402894","https://openalex.org/W3146736181","https://openalex.org/W3147993829","https://openalex.org/W4231734693","https://openalex.org/W4235983790","https://openalex.org/W4237221223","https://openalex.org/W4238002809","https://openalex.org/W4242612726","https://openalex.org/W4248895726","https://openalex.org/W4252874685","https://openalex.org/W6637998620","https://openalex.org/W6687912964"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2536264121","https://openalex.org/W2338545698","https://openalex.org/W2083934844","https://openalex.org/W2900372418","https://openalex.org/W2181692804","https://openalex.org/W4221167253","https://openalex.org/W4382618825","https://openalex.org/W2516517078","https://openalex.org/W2924367614"],"abstract_inverted_index":{"DRAM":[0,27,47,83,101,133,161],"is":[1,9,29],"a":[2,39,72,106,176],"crucial":[3],"component":[4],"in":[5,25,135,179],"computing":[6],"systems,":[7],"and":[8,87,112,116,125,158,188],"expected":[10],"to":[11,99,114,148,166,190,215],"be":[12,59],"even":[13],"more":[14,20],"important":[15],"as":[16],"data-intensive":[17],"applications":[18],"become":[19],"prominent.":[21],"A":[22],"key":[23],"challenge":[24],"advancing":[26],"technology":[28],"the":[30,43,121,141,172,216],"growing":[31],"cost":[32],"of":[33,46,108,140,175],"refresh":[34,50,75,97,123,143,154],"operations,":[35],"which":[36,57,136],"can":[37],"impose":[38],"large":[40],"impact":[41],"on":[42],"energy":[44,102,162],"efficiency":[45,163],"modules.":[48],"Existing":[49],"mitigation":[51,76],"techniques":[52],"all":[53],"require":[54,212],"hardware":[55],"modifications,":[56],"may":[58],"undesirable.":[60],"In":[61,198],"this":[62],"paper,":[63],"we":[64,70,184],"make":[65],"two":[66],"major":[67],"contributions.":[68],"First,":[69],"present":[71],"new":[73],"cross-layer":[74,193],"approach":[77,152,194,201],"that":[78,132],"takes":[79],"into":[80],"account":[81],"both":[82],"retention":[84],"time":[85],"characteristics":[86],"application":[88,149],"behaviors.":[89],"The":[90],"main":[91,180],"ideas":[92],"are:":[93],"(1)":[94],"uniformly":[95],"lower":[96],"rate":[98,144],"improve":[100],"efficiency,":[103],"(2)":[104],"utilize":[105],"combination":[107],"system-level":[109],"memory":[110,129,181],"tests":[111],"ECC/scrubbing":[113],"detect":[115],"correct":[117],"errors":[118,137],"resulting":[119],"from":[120],"reduced":[122,142],"rate,":[124],"(3)":[126],"perform":[127,185],"software-based":[128],"repair":[130],"so":[131],"cells":[134],"occur":[138],"because":[139],"are":[145],"not":[146,211],"mapped":[147],"space.":[150],"Our":[151],"reduces":[153],"power":[155,206],"by":[156,164],"98.6%":[157],"improves":[159],"overall":[160],"up":[165],"37.7%":[167],"without":[168],"sacrificing":[169],"reliability,":[170],"at":[171],"low":[173],"price":[174],"small":[177],"reduction":[178],"capacity.":[182],"Second,":[183],"thorough":[186],"experiments":[187],"analysis":[189],"compare":[191],"our":[192,200],"with":[195],"prior":[196],"work.":[197],"general,":[199],"achieves":[202],"better":[203],"or":[204],"similar":[205],"benefits,":[207],"but":[208],"it":[209],"does":[210],"any":[213],"modifications":[214],"hardware.":[217]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}