{"id":"https://openalex.org/W2781692898","doi":"https://doi.org/10.1109/test.2017.8242060","title":"Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation","display_name":"Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2781692898","doi":"https://doi.org/10.1109/test.2017.8242060","mag":"2781692898"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033483661","display_name":"Masayuki Arai","orcid":"https://orcid.org/0000-0002-4636-6310"},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masayuki Arai","raw_affiliation_strings":["College of Industrial Technology, Nihon University, Chiba, Japan"],"affiliations":[{"raw_affiliation_string":"College of Industrial Technology, Nihon University, Chiba, Japan","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083010142","display_name":"Inuyama Shingo","orcid":null},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shingo Inuyama","raw_affiliation_strings":["Graduate School of System Design, Tokyo Metropolitan University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Design, Tokyo Metropolitan University, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103525463","display_name":"Kazuhiko Iwasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuhiko Iwasaki","raw_affiliation_strings":["Graduate School of System Design, Tokyo Metropolitan University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Design, Tokyo Metropolitan University, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033483661"],"corresponding_institution_ids":["https://openalex.org/I104946051","https://openalex.org/I52706244"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5406596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6562033891677856},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271226406097412},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.5716666579246521},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.538263201713562},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47258150577545166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46096062660217285},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45311155915260315},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44427913427352905},{"id":"https://openalex.org/keywords/multi-stage","display_name":"Multi stage","score":0.4321153461933136},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42232128977775574},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3567289412021637},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20557671785354614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1289558708667755},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.121910959482193}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6562033891677856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271226406097412},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.5716666579246521},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.538263201713562},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47258150577545166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46096062660217285},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45311155915260315},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44427913427352905},{"id":"https://openalex.org/C3017905481","wikidata":"https://www.wikidata.org/wiki/Q1161829","display_name":"Multi stage","level":2,"score":0.4321153461933136},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42232128977775574},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3567289412021637},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20557671785354614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1289558708667755},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.121910959482193},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1495288325","https://openalex.org/W1600468096","https://openalex.org/W1849928240","https://openalex.org/W2008990681","https://openalex.org/W2096123149","https://openalex.org/W2096585901","https://openalex.org/W2102556246","https://openalex.org/W2109172132","https://openalex.org/W2136231728","https://openalex.org/W2151628041","https://openalex.org/W2158401235","https://openalex.org/W2171908682","https://openalex.org/W3212482445","https://openalex.org/W4237182641","https://openalex.org/W6674476172","https://openalex.org/W6675373693","https://openalex.org/W6803518438"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2021253405","https://openalex.org/W2913077774","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1991935474","https://openalex.org/W2786111245","https://openalex.org/W2117873690"],"abstract_inverted_index":{"Advances":[0],"in":[1,17,133],"semiconductor":[2],"device":[3],"manufacturing":[4],"technology,":[5],"which":[6],"have":[7,15,47],"enabled":[8],"reduced":[9],"feature":[10],"size":[11,91,118,124],"and":[12,29,43,60,69,119],"higher":[13],"integration,":[14],"resulted":[16],"a":[18,113,120],"gap":[19],"between":[20],"the":[21,26,45,104,109],"defect":[22],"level":[23],"estimated":[24],"at":[25],"design":[27],"stage":[28],"that":[30,108],"reported":[31],"for":[32,135],"fabricated":[33],"devices.":[34],"As":[35],"one":[36],"possible":[37],"strategy":[38],"to":[39,100],"control":[40],"test":[41,62,79],"quality":[42],"cost,":[44],"authors":[46],"proposed":[48,75,110],"weighted":[49,71],"fault":[50,72,117],"coverage":[51],"estimation.":[52],"In":[53],"this":[54],"study,":[55],"we":[56],"propose":[57],"layout-aware,":[58],"fast":[59],"compact":[61],"pattern":[63,80,85,138],"set":[64,86],"generation":[65,81],"considering":[66],"both":[67],"bridge":[68],"open":[70],"coverages.":[73],"The":[74],"scheme":[76,111],"applies":[77],"two-step":[78],"where":[82],"only":[83],"second":[84],"is":[87],"reordered":[88],"with":[89,112,131],"fixed":[90,121],"of":[92],"search":[93],"window,":[94],"achieving":[95],"O(n)":[96],"computational":[97],"complexity.":[98],"Compared":[99],"simple":[101],"greedy-based":[102],"reordering,":[103],"experimental":[105],"results":[106],"indicate":[107],"10%":[114],"initial":[115],"target":[116],"small":[122],"window":[123],"achieves":[125],"approximately":[126],"100":[127],"times":[128],"runtime":[129],"reduction":[130],"further":[132],"exchange":[134],"about":[136],"5%":[137],"count":[139],"increment.":[140]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}