{"id":"https://openalex.org/W2782177023","doi":"https://doi.org/10.1109/test.2017.8242059","title":"DFM-aware fault model and ATPG for intra-cell and inter-cell defects","display_name":"DFM-aware fault model and ATPG for intra-cell and inter-cell defects","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782177023","doi":"https://doi.org/10.1109/test.2017.8242059","mag":"2782177023"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101770488","display_name":"Arani Sinha","orcid":"https://orcid.org/0000-0003-2069-3177"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arani Sinha","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070763111","display_name":"Sujay Pandey","orcid":"https://orcid.org/0000-0002-9745-9330"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujay Pandey","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036103922","display_name":"Ayush Singhal","orcid":"https://orcid.org/0000-0002-2378-3795"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ayush Singhal","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078334140","display_name":"Alodeep Sanyal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alodeep Sanyal","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030881256","display_name":"Alan Schmaltz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Schmaltz","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101770488"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.8025,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.8722467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9322230219841003},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5957693457603455},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5710393190383911},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5203420519828796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5111973881721497},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49411848187446594},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.48153024911880493},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3327833116054535},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2711239159107208},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.21813154220581055},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0947166383266449},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09131574630737305}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9322230219841003},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5957693457603455},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5710393190383911},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5203420519828796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5111973881721497},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49411848187446594},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.48153024911880493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3327833116054535},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2711239159107208},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.21813154220581055},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0947166383266449},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09131574630737305},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1537503911","https://openalex.org/W1569991298","https://openalex.org/W1965242084","https://openalex.org/W2004542464","https://openalex.org/W2008990681","https://openalex.org/W2077512016","https://openalex.org/W2082909429","https://openalex.org/W2089979174","https://openalex.org/W2098112833","https://openalex.org/W2106780604","https://openalex.org/W2109210220","https://openalex.org/W2131819669","https://openalex.org/W2133188063","https://openalex.org/W2133909864","https://openalex.org/W2147068791","https://openalex.org/W2154418718","https://openalex.org/W2162464888","https://openalex.org/W2168588229","https://openalex.org/W2168966364","https://openalex.org/W2186098964","https://openalex.org/W2407819792","https://openalex.org/W2486078890","https://openalex.org/W2540741290","https://openalex.org/W2567901352","https://openalex.org/W2616575701","https://openalex.org/W4254394971","https://openalex.org/W6683803108","https://openalex.org/W6738309793"],"related_works":["https://openalex.org/W1979360617","https://openalex.org/W2975406511","https://openalex.org/W2157212570","https://openalex.org/W2078862364","https://openalex.org/W2341392992","https://openalex.org/W2543176856","https://openalex.org/W2143750673","https://openalex.org/W2388589331","https://openalex.org/W2764440971","https://openalex.org/W2520621519"],"abstract_inverted_index":{"Yield":[0],"improvement,":[1],"yield":[2],"ramp,":[3],"and":[4,35,74,98,185,200,204,208],"defect":[5],"screening":[6],"have":[7,20,128],"been":[8,25,65],"major":[9],"areas":[10],"of":[11,44,112,121,123],"concern":[12],"for":[13,80,148,159,173,181],"the":[14,29,68,134,140,170,187,191,198],"semiconductor":[15],"industry":[16],"as":[17,67],"technology":[18],"nodes":[19],"advanced.":[21],"Much":[22],"effort":[23],"has":[24,64],"focused":[26],"on":[27],"capturing":[28],"defects":[30,47],"missed":[31],"by":[32],"traditional":[33],"stuck-at":[34],"transition":[36],"delay":[37],"fault":[38,93,150,202],"model":[39,94],"based":[40],"testing.":[41],"A":[42],"majority":[43],"these":[45],"un-modeled":[46],"stems":[48],"from":[49],"features":[50],"inside":[51],"a":[52,85,89,145,155,195],"standard":[53,59,129],"cell":[54,160,171],"or":[55],"between":[56],"two":[57],"adjacent":[58],"cells.":[60],"Traditionally,":[61],"critical":[62],"area":[63],"used":[66,165],"manufacturability":[69],"guideline":[70],"to":[71,95,108,118,166],"determine":[72],"opens":[73],"shorts":[75],"that":[76,162],"should":[77],"be":[78,164],"targeted":[79],"test.":[81],"This":[82,152],"paper":[83,153,177,192],"motivates":[84],"new":[86],"paradigm":[87],"-":[88],"design-for-manufacturability":[90],"(DFM)":[91],"hotspot-aware":[92],"target":[96],"intra-cell":[97],"inter-cell":[99],"defects.":[100,125],"The":[101,176],"basic":[102],"objective":[103],"behind":[104],"this":[105],"approach":[106],"is":[107,144],"bring":[109],"in":[110,115],"knowledge":[111],"manufacturing":[113],"vulnerability":[114],"design":[116],"layouts":[117],"weigh":[119],"likelihood":[120],"occurrence":[122],"systematic":[124],"Recent":[126],"technologies":[127],"cells":[130],"much":[131],"smaller":[132],"than":[133],"lithography-driven":[135],"optical":[136],"diameter":[137],"which":[138],"means":[139],"cell's":[141],"feature":[142],"context":[143],"key":[146],"driver":[147],"DFM-driven":[149],"sensitivity.":[151],"describes":[154,205],"novel":[156],"automated":[157],"flow":[158],"characterization":[161],"can":[163],"create":[167],"patterns":[168],"at":[169],"boundary":[172],"DFM-aware":[174,183],"faults.":[175],"presents":[178],"ATPG":[179],"results":[180],"different":[182],"faults,":[184],"analyzes":[186],"coverage":[188],"gaps.":[189],"Finally,":[190],"ends":[193],"with":[194,197],"comparison":[196],"cell-aware":[199],"dual-cell-aware":[201],"models,":[203],"relative":[206],"advantages":[207],"application":[209],"scenarios.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}