{"id":"https://openalex.org/W2752191891","doi":"https://doi.org/10.1109/test.2016.7805875","title":"Testing of interposer-based 2.5D integrated circuits","display_name":"Testing of interposer-based 2.5D integrated circuits","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2752191891","doi":"https://doi.org/10.1109/test.2016.7805875","mag":"2752191891"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100447533","display_name":"Ran Wang","orcid":"https://orcid.org/0009-0002-8948-8147"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ran Wang","raw_affiliation_strings":["Duke University, Durham, NC, USA","NVIDIA Corporation, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.186,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6283775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.9293109774589539},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5600155591964722},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5391021966934204},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.517809271812439},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5013253688812256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45924144983291626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4372226893901825},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41578441858291626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3876428008079529},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.231626957654953},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09269306063652039},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08902877569198608}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.9293109774589539},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5600155591964722},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5391021966934204},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.517809271812439},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5013253688812256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45924144983291626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4372226893901825},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41578441858291626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3876428008079529},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.231626957654953},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09269306063652039},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08902877569198608},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6200000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W128123307","https://openalex.org/W1584149159","https://openalex.org/W1612128692","https://openalex.org/W1977546455","https://openalex.org/W1980030688","https://openalex.org/W1984297777","https://openalex.org/W1986697603","https://openalex.org/W2010808593","https://openalex.org/W2033459595","https://openalex.org/W2067111338","https://openalex.org/W2091747758","https://openalex.org/W2098934023","https://openalex.org/W2099158291","https://openalex.org/W2102032581","https://openalex.org/W2120080222","https://openalex.org/W2130338034","https://openalex.org/W2138951112","https://openalex.org/W2146532765","https://openalex.org/W2148422687","https://openalex.org/W2154811899","https://openalex.org/W2160248576","https://openalex.org/W2185926888","https://openalex.org/W2346276540","https://openalex.org/W2402469790","https://openalex.org/W6605234255","https://openalex.org/W6636491576","https://openalex.org/W6674714460","https://openalex.org/W6675465584","https://openalex.org/W6679401744","https://openalex.org/W6686479381","https://openalex.org/W6704901579","https://openalex.org/W7073977260"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1972268475","https://openalex.org/W2235483886","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W2333804548","https://openalex.org/W1990828594"],"abstract_inverted_index":{"Interposer-based":[0],"2.5D":[1,27,47,147],"integrated":[2],"circuits":[3],"(ICs)":[4],"are":[5],"seen":[6],"today":[7],"as":[8],"a":[9,26,51,62,118,130],"precursor":[10],"to":[11,40,44,137],"3D":[12],"ICs":[13],"based":[14],"on":[15,76,120,124],"through-silicon":[16],"vias":[17],"(TSVs).":[18],"All":[19],"the":[20,23,70,80,97,100,125],"dies":[21,98],"and":[22,74,99],"interposer":[24,58,101],"in":[25,146],"IC":[28],"must":[29],"be":[30],"adequately":[31],"tested":[32],"for":[33,56,133],"product":[34],"qualification.":[35],"This":[36],"work":[37],"provides":[38],"solutions":[39],"new":[41],"challenges":[42],"related":[43],"testing":[45,114,145],"of":[46,79],"ICs.":[48,148],"We":[49,60,87,103],"propose":[50],"test":[52,63,82],"architecture":[53,64],"using":[54],"e-fuses":[55],"pre-bond":[57],"testing.":[59],"design":[61],"that":[65,95,111],"is":[66],"fully":[67],"compatible":[68],"with":[69],"IEEE":[71],"1149.1":[72],"standard":[73,81],"relies":[75],"an":[77,89],"enhancement":[78],"access":[83],"port":[84],"(TAP)":[85],"controller.":[86],"present":[88,129],"efficient":[90,107],"built-in":[91],"self-test":[92],"(BIST)":[93],"technique":[94],"targets":[96],"interconnects.":[102],"next":[104],"describe":[105],"two":[106],"ExTest":[108],"scheduling":[109],"strategies":[110],"implement":[112],"interconnect":[113],"between":[115],"tiles":[116],"within":[117],"system":[119],"chip":[121],"(SoC)":[122],"die":[123,144],"interposer.":[126],"Finally,":[127],"we":[128],"programmable":[131],"method":[132],"shift-clock":[134],"stagger":[135],"assignment":[136],"reduce":[138],"power":[139],"supply":[140],"noise":[141],"during":[142],"SoC":[143]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}