{"id":"https://openalex.org/W2570950825","doi":"https://doi.org/10.1109/test.2016.7805873","title":"Output bit selection methodology for test response compaction","display_name":"Output bit selection methodology for test response compaction","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2570950825","doi":"https://doi.org/10.1109/test.2016.7805873","mag":"2570950825"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057721515","display_name":"Wei-Cheng Lien","orcid":"https://orcid.org/0000-0001-6180-7148"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Cheng Lien","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057721515"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16136919,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7634016275405884},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7146118879318237},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6632400751113892},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5956737995147705},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.5884831547737122},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.537125289440155},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4994029998779297},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.46095067262649536},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.45372274518013},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4504963159561157},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43006274104118347},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4223536252975464},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.41691696643829346},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3407490849494934},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.30791807174682617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24277076125144958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20794403553009033},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1796313226222992}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7634016275405884},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7146118879318237},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6632400751113892},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5956737995147705},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.5884831547737122},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.537125289440155},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4994029998779297},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.46095067262649536},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.45372274518013},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4504963159561157},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43006274104118347},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4223536252975464},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.41691696643829346},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3407490849494934},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.30791807174682617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24277076125144958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20794403553009033},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1796313226222992},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1506569352","https://openalex.org/W1560337332","https://openalex.org/W1594406494","https://openalex.org/W1627397376","https://openalex.org/W1849928240","https://openalex.org/W1965153506","https://openalex.org/W2002293309","https://openalex.org/W2039970904","https://openalex.org/W2051917586","https://openalex.org/W2061373501","https://openalex.org/W2087365878","https://openalex.org/W2094116356","https://openalex.org/W2096318188","https://openalex.org/W2110490782","https://openalex.org/W2131432014","https://openalex.org/W2135819406","https://openalex.org/W2137650995","https://openalex.org/W2146837256","https://openalex.org/W2151526282","https://openalex.org/W2153336129","https://openalex.org/W2167344937","https://openalex.org/W2169280266","https://openalex.org/W2401534526","https://openalex.org/W2988216865","https://openalex.org/W4231232119","https://openalex.org/W4239921811","https://openalex.org/W6636688291","https://openalex.org/W6677079873"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W3088373974","https://openalex.org/W2157212570","https://openalex.org/W2154529098","https://openalex.org/W1854778394","https://openalex.org/W2146381271","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W2105858357","https://openalex.org/W2111803469"],"abstract_inverted_index":{"In":[0],"this":[1,30,57,135],"paper":[2],"we":[3],"propose":[4],"an":[5],"output-bit":[6],"selection":[7],"technique":[8,31,136],"for":[9,24,122],"test":[10,44,72,84,91,131,147],"response":[11,20,85],"compaction,":[12],"with":[13,103,108,146],"which":[14,140],"only":[15,114],"a":[16],"subset":[17],"of":[18,29,83,87,111,116,152],"output":[19,117],"bits":[21,118],"is":[22,54],"selected":[23],"observation":[25],"during":[26],"testing.":[27],"Advantages":[28],"include":[32,141],"zero":[33],"aliasing,":[34],"high":[35,47,150],"compaction":[36],"ratio,":[37],"full":[38],"X-tolerance,":[39],"low":[40],"area":[41],"overhead,":[42],"simple":[43],"control":[45],"and":[46],"diagnosability.":[48],"Also":[49],"no":[50],"circuit/":[51],"ATPG":[52],"modification":[53],"needed,":[55],"hence":[56],"work":[58],"can":[59,144],"be":[60,120],"easily":[61],"integrated":[62],"into":[63],"any":[64],"typical":[65],"industrial":[66],"design/test":[67],"flow":[68],"to":[69,95,133],"significantly":[70],"reduce":[71],"cost.":[73],"Experimental":[74],"results":[75],"show":[76],"that":[77,124,143],"in":[78],"general":[79],"less":[80],"than":[81,127],"10%":[82],"data":[86],"already":[88],"very":[89],"compact":[90],"sets":[92],"are":[93,137],"needed":[94],"detect":[96],"all":[97],"testable":[98],"stuck-at":[99],"or":[100],"transition":[101],"faults,":[102],"the":[104,109],"reduction":[105],"ratio":[106],"increasing":[107],"size":[110],"circuits,":[112],"e.g.,":[113],"1.27%":[115],"need":[119],"observed":[121],"b19":[123],"contains":[125],"more":[126],"1M":[128],"faults.":[129],"Efficient":[130],"architectures":[132],"implement":[134],"also":[138],"presented,":[139],"one":[142],"deal":[145],"responses":[148],"containing":[149],"percentage":[151],"unknown":[153],"values.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}