{"id":"https://openalex.org/W2570086276","doi":"https://doi.org/10.1109/test.2016.7805870","title":"A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath","display_name":"A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2570086276","doi":"https://doi.org/10.1109/test.2016.7805870","mag":"2570086276"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028487496","display_name":"V.R. Devanathan","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. R. Devanathan","raw_affiliation_strings":["Texas Instruments Inc., Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039259992","display_name":"Sumant Kale","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumant Kale","raw_affiliation_strings":["Texas Instruments Inc., Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3205,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61628753,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8702446818351746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6733551025390625},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6520430445671082},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6014666557312012},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5238654017448425},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5237541198730469},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4504314064979553},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4495736360549927},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41647863388061523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37470176815986633},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3464253544807434},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32312411069869995},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29631507396698},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11007246375083923},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08538341522216797}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8702446818351746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6733551025390625},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6520430445671082},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6014666557312012},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5238654017448425},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5237541198730469},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4504314064979553},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4495736360549927},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41647863388061523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37470176815986633},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3464253544807434},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32312411069869995},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29631507396698},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11007246375083923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08538341522216797},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1568407911","https://openalex.org/W1991039857","https://openalex.org/W1997821272","https://openalex.org/W2038176281","https://openalex.org/W2057586672","https://openalex.org/W2059164349","https://openalex.org/W2079486027","https://openalex.org/W2116273964","https://openalex.org/W2119153056","https://openalex.org/W2124568221","https://openalex.org/W2132733952","https://openalex.org/W2170818393","https://openalex.org/W4245337150","https://openalex.org/W6685180596"],"related_works":["https://openalex.org/W1540427222","https://openalex.org/W2106894843","https://openalex.org/W2102101196","https://openalex.org/W2119748374","https://openalex.org/W2114514951","https://openalex.org/W2165601350","https://openalex.org/W1603782859","https://openalex.org/W1972393920","https://openalex.org/W1996820488","https://openalex.org/W1937004293"],"abstract_inverted_index":{"Stringent":[0],"test-time":[1],"and":[2,16,21,52,75,87,122,135],"yield":[3],"targets":[4],"together":[5],"with":[6,42,107],"increased":[7,14],"embedded":[8,35,65,109],"memory":[9,19,73,98],"content":[10],"has":[11],"resulted":[12],"in":[13,161],"power":[15,88,121,136],"area":[17,50,86,115,146],"of":[18],"self-test":[20,74],"repair":[22,76],"logic.":[23],"It":[24],"is":[25,40,85],"common":[26],"for":[27,78],"high":[28],"performance":[29],"IP":[30,48,54,58,80],"cores":[31,59],"(CPU/DSP/GPU/etc.)":[32],"to":[33,45,149],"have":[34,63],"BIST":[36,49,66,110],"datapath":[37],"(DP)":[38],"that":[39,103,127],"shared":[41],"functional":[43],"logic":[44],"minimize":[46],"the":[47],"overhead":[51],"ease":[53],"design-closure.":[55],"However,":[56],"different":[57],"(from":[60],"same/different":[61],"vendors)":[62],"diverse":[64,108],"DP":[67,111],"implementations.":[68],"While":[69],"having":[70],"a":[71,95,120],"dedicated":[72],"controller":[77],"each":[79],"simplifies":[81],"design":[82],"implementation,":[83],"it":[84],"intensive.":[89],"In":[90],"this":[91],"paper,":[92],"we":[93],"propose":[94],"reconfigurable":[96],"centralized":[97],"built-in":[99],"self-repair":[100],"(BISR)":[101],"architecture":[102],"supports":[104],"multiple":[105],"IPs":[106],"implementations":[112],"while":[113,132],"being":[114],"efficient.":[116],"We":[117],"also":[118,156],"present":[119],"timing-aware":[123],"BISR":[124],"synthesis":[125],"flow":[126],"enables":[128],"test":[129,162],"time":[130],"reduction":[131,147,160],"satisfying":[133],"timing":[134],"constraints.":[137],"Experimental":[138],"results":[139],"on":[140],"28nm":[141],"designs":[142],"indicate":[143],"about":[144],"2.4X":[145],"compared":[148],"native":[150],"EDA":[151],"solution.":[152],"The":[153],"proposed":[154],"solution":[155],"helps":[157],"achieve":[158],"4.9X":[159],"time.":[163]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}