{"id":"https://openalex.org/W2568595631","doi":"https://doi.org/10.1109/test.2016.7805868","title":"DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems","display_name":"DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2568595631","doi":"https://doi.org/10.1109/test.2016.7805868","mag":"2568595631"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088382365","display_name":"Barry Muldrey","orcid":"https://orcid.org/0000-0003-2052-6096"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barry Muldrey","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044863803","display_name":"Sabyasachi Deyati","orcid":"https://orcid.org/0000-0001-9172-2495"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sabyasachi Deyati","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069579193","display_name":"Abhijit Chatterjee","orcid":"https://orcid.org/0000-0003-1553-4470"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Chatterjee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15987261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6654746532440186},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6479232907295227},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4360717833042145},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.43365493416786194},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42255955934524536},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4115505516529083},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.40657204389572144},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.37687885761260986},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33365291357040405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1809898018836975},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15530189871788025}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6654746532440186},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6479232907295227},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4360717833042145},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.43365493416786194},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42255955934524536},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4115505516529083},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.40657204389572144},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.37687885761260986},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33365291357040405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1809898018836975},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15530189871788025},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1578030032","https://openalex.org/W1592854478","https://openalex.org/W1677748946","https://openalex.org/W2024436253","https://openalex.org/W2036119205","https://openalex.org/W2037745308","https://openalex.org/W2043867873","https://openalex.org/W2077969919","https://openalex.org/W2088576840","https://openalex.org/W2090692734","https://openalex.org/W2101550795","https://openalex.org/W2108921639","https://openalex.org/W2111008192","https://openalex.org/W2121821621","https://openalex.org/W2139134478","https://openalex.org/W2141190432","https://openalex.org/W2146124018","https://openalex.org/W2150125133","https://openalex.org/W2152106935","https://openalex.org/W2155796482","https://openalex.org/W4249210749"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W2890345561"],"abstract_inverted_index":{"In":[0,115],"the":[1,64,72,78,82,86,90,94,107,124,138,166,170,192],"modern":[2],"mixed-signal":[3],"SoC":[4],"design":[5,18,49,69,111,141],"cycle,":[6],"designers":[7],"are":[8,56,97,173,189,196],"frequently":[9],"tasked":[10],"with":[11,62],"detecting":[12],"and":[13,147,152,182,191],"diagnosing":[14],"behavioral":[15,27,46],"discrepancies":[16],"between":[17,48],"descriptions":[19,31,35,50],"given":[20],"at":[21],"different":[22],"levels":[23],"of":[24,71,81,93,109,127,140,155,165,169],"hierarchy,":[25],"e.g.":[26],"vs.":[28,36],"transistor":[29],"level":[30,34],"or":[32],"behavioral/transistor":[33],"fabricated":[37],"silicon.":[38],"One":[39],"problem":[40],"is":[41,60,75],"detection,":[42],"to":[43,160],"determine":[44],"if":[45],"differences":[47,54],"exist.":[51],"If":[52],"such":[53],"(anomalies)":[55],"detected,":[57],"then":[58],"diagnosis":[59,129,194],"concerned":[61],"identifying":[63],"module":[65],"in":[66],"a":[67,120,162,183],"hierarchical":[68],"description":[70],"system":[73],"that":[74,88],"most":[76],"likely":[77,110],"root":[79,167],"cause":[80,168],"anomaly":[83],"(typically":[84],"under":[85],"constraint":[87],"only":[89],"primary":[91],"outputs":[92],"top-level":[95],"hierarchies":[96],"observed.":[98],"Previously":[99],"proposed":[100],"machine-learning":[101],"classifiers":[102],"require":[103,134],"prior":[104],"knowledge":[105],"about":[106,137],"kinds":[108],"errors":[112],"typically":[113],"encountered.":[114],"this":[116],"work,":[117],"we":[118],"present":[119],"novel":[121],"technique":[122],"for":[123],"algorithmic":[125],"foundation":[126],"circuit":[128],"predictions":[130,195],"which":[131],"does":[132],"not":[133],"any":[135],"assumptions":[136],"nature":[139],"errors.":[142],"Our":[143],"method":[144],"employs":[145],"iterative":[146],"alternate":[148],"on-the-fly":[149],"test":[150,177],"generation":[151],"least-squares":[153],"fitting":[154],"embedded":[156],"low-order":[157],"nonlinear":[158],"filters":[159],"produce":[161],"best-guess":[163],"estimate":[164],"anomaly.":[171],"Experiments":[172],"conducted":[174],"on":[175],"two":[176],"vehicles,":[178],"an":[179],"RF":[180],"transceiver":[181],"phase-locked":[184],"loop,":[185],"several":[186],"bug":[187],"models":[188],"implemented,":[190],"system's":[193],"analyzed.":[197]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}