{"id":"https://openalex.org/W2569480541","doi":"https://doi.org/10.1109/test.2016.7805865","title":"An on-chip self-test architecture with test patterns recorded in scan chains","display_name":"An on-chip self-test architecture with test patterns recorded in scan chains","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2569480541","doi":"https://doi.org/10.1109/test.2016.7805865","mag":"2569480541"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018420590","display_name":"Tang Pin-Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pin-Hao Tang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9614,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7588717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8118641376495361},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7672333717346191},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6948347687721252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6941512823104858},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6830440163612366},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.6339092254638672},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6060208082199097},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6018305420875549},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5645080804824829},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5380465984344482},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5333139300346375},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5228943228721619},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5085986852645874},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.49645501375198364},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4868704378604889},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.474817156791687},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1704486608505249},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14756378531455994},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10686725378036499},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10405877232551575}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8118641376495361},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7672333717346191},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6948347687721252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6941512823104858},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6830440163612366},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.6339092254638672},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6060208082199097},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6018305420875549},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5645080804824829},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5380465984344482},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5333139300346375},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5228943228721619},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5085986852645874},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.49645501375198364},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4868704378604889},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.474817156791687},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1704486608505249},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14756378531455994},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10686725378036499},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10405877232551575},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2016.7805865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},{"id":"mag:2742335179","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702243210187169","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1849928240","https://openalex.org/W1985440524","https://openalex.org/W2002190968","https://openalex.org/W2046314918","https://openalex.org/W2096148246","https://openalex.org/W2101900253","https://openalex.org/W2102404182","https://openalex.org/W2105282021","https://openalex.org/W2111761265","https://openalex.org/W2128283796","https://openalex.org/W2135627440","https://openalex.org/W2150825344","https://openalex.org/W2163417450","https://openalex.org/W2164529645","https://openalex.org/W3140239545","https://openalex.org/W6792427158"],"related_works":["https://openalex.org/W2888456858","https://openalex.org/W2098411556","https://openalex.org/W2127184179","https://openalex.org/W2125077617","https://openalex.org/W2159919870","https://openalex.org/W1993653991","https://openalex.org/W2156162151","https://openalex.org/W2131198212","https://openalex.org/W2117137640","https://openalex.org/W2129020400"],"abstract_inverted_index":{"This":[0,115],"work":[1],"proposes":[2],"a":[3,32,58,128],"novel":[4,33],"test":[5,29,55,59,65,79,90,101,113,140,168],"architecture":[6],"that":[7,38,137],"combines":[8],"the":[9,39,71,82,93,111,118,152,156,166],"advantages":[10],"of":[11,64,155],"both":[12],"scan-based":[13],"and":[14,46,86],"built-in":[15],"self-test":[16],"(BIST)":[17],"designs.":[18],"The":[19,62,99],"main":[20],"idea":[21],"is":[22,67],"to":[23,77,87,92],"record":[24],"(store)":[25],"all":[26,106,138],"required":[27,49,107,139],"compressed":[28],"data":[30,41,66,80,141],"in":[31,151],"scan":[34,74,84,95,153],"chain":[35],"structure":[36],"such":[37],"stored":[40,150],"can":[42,103,148],"be":[43,149],"extracted,":[44],"reconstructed":[45],"decompressed":[47,89],"into":[48],"deterministic":[50],"patterns":[51,91],"using":[52],"an":[53],"on-chip":[54,100],"controller":[56,102],"with":[57,158],"pattern":[60],"decompressor.":[61],"recording":[63],"achieved":[68],"by":[69],"modifying":[70],"connections":[72],"between":[73],"cells.":[75],"Techniques":[76],"extract":[78],"from":[81],"modified":[83,94],"cells":[85,96],"deliver":[88],"are":[97],"presented.":[98],"automatically":[104],"generate":[105],"control":[108],"signals":[109],"for":[110,142,165],"whole":[112,167],"procedure.":[114],"significantly":[116],"reduces":[117],"requirements":[119],"on":[120,125],"external":[121],"ATE.":[122],"Experimental":[123],"results":[124],"OpenSPARC":[126],"T2,":[127],"publicly":[129],"accessible":[130],"8-core":[131],"processor":[132,157],"containing":[133],"5.7M":[134],"gates,":[135],"show":[136],"100%":[143],"testable":[144],"stuck-at":[145],"fault":[146],"coverage":[147],"chains":[154],"less":[159],"than":[160],"3%":[161],"total":[162],"area":[163],"overhead":[164],"architecture.":[169]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}