{"id":"https://openalex.org/W2570407310","doi":"https://doi.org/10.1109/test.2016.7805846","title":"Supply-voltage optimization to account for process variations in high-volume manufacturing testing","display_name":"Supply-voltage optimization to account for process variations in high-volume manufacturing testing","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2570407310","doi":"https://doi.org/10.1109/test.2016.7805846","mag":"2570407310"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089575798","display_name":"Gurunath Kadam","orcid":"https://orcid.org/0000-0002-2314-2947"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Gurunath Kadam","raw_affiliation_strings":["Intel Deutschland GmbH, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Deutschland GmbH, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033098057","display_name":"M. Rudack","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Rudack","raw_affiliation_strings":["Intel Deutschland GmbH, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Deutschland GmbH, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Intel Deutschland GmbH, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Deutschland GmbH, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035949463","display_name":"Juergen Alt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Alt","raw_affiliation_strings":["Intel Deutschland GmbH, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Deutschland GmbH, Germany","institution_ids":["https://openalex.org/I4210094487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089575798"],"corresponding_institution_ids":["https://openalex.org/I4210094487"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1622803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.91959547996521},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7995468974113464},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.7323557734489441},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6137735843658447},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.6012540459632874},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5754507780075073},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.469535231590271},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46263235807418823},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.43327391147613525},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4287651777267456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40811434388160706},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33948904275894165},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1988600194454193}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.91959547996521},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7995468974113464},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.7323557734489441},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6137735843658447},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.6012540459632874},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5754507780075073},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.469535231590271},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46263235807418823},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.43327391147613525},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4287651777267456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40811434388160706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33948904275894165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1988600194454193},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1494166260","https://openalex.org/W1575729896","https://openalex.org/W1704018133","https://openalex.org/W1965558689","https://openalex.org/W1988932225","https://openalex.org/W1989728241","https://openalex.org/W1998560100","https://openalex.org/W2011433929","https://openalex.org/W2038669746","https://openalex.org/W2054811147","https://openalex.org/W2074088078","https://openalex.org/W2095751068","https://openalex.org/W2100827158","https://openalex.org/W2105246806","https://openalex.org/W2114583855","https://openalex.org/W2115908547","https://openalex.org/W2121399123","https://openalex.org/W2127745713","https://openalex.org/W2131947274","https://openalex.org/W2146056662","https://openalex.org/W2159579247","https://openalex.org/W4249517230","https://openalex.org/W4249753629","https://openalex.org/W4292872700","https://openalex.org/W4297970750","https://openalex.org/W6629545339"],"related_works":["https://openalex.org/W4306319171","https://openalex.org/W2122743700","https://openalex.org/W2909195957","https://openalex.org/W4386114661","https://openalex.org/W4210266024","https://openalex.org/W2808212302","https://openalex.org/W2027706551","https://openalex.org/W2064404791","https://openalex.org/W2379375487","https://openalex.org/W2166959660"],"abstract_inverted_index":{"In":[0,52],"a":[1,29,57,151],"high-volume":[2],"manufacturing":[3],"environment,":[4],"it":[5],"is":[6],"difficult":[7],"to":[8,44,59,63,134,149,169,180,189,202,206,215,228,234,241],"set":[9,152,157],"up":[10],"test":[11,64,203],"conditions,":[12],"including":[13],"supply-voltage":[14,61,79,193],"levels,":[15],"that":[16,33,209],"can":[17,42],"take":[18,36],"into":[19,37],"account":[20],"the":[21,69,83,87,99,111,119,125,135,145,159,176,219,229,235,242,252,259],"wide":[22],"range":[23],"of":[24,104,118,127,153,248],"interdie":[25],"process":[26,40,70,96,142,244],"variations":[27,41,71,120],"on":[28,68,82,86,98,102,144],"wafer.":[30,88],"Test":[31],"conditions":[32],"do":[34],"not":[35],"consideration":[38],"these":[39,78,184,223],"lead":[43],"either":[45],"yield":[46],"loss":[47],"or":[48],"poor":[49],"quality":[50],"control.":[51],"this":[53,90],"work,":[54],"we":[55,92,109],"propose":[56],"method":[58],"identify":[60,207],"levels":[62,80],"semiconductor":[65],"chips":[66,208,217],"based":[67,81,101],"experienced":[72],"by":[73],"them,":[74],"while":[75],"also":[76],"adapting":[77],"chip":[84],"locations":[85],"For":[89],"purpose,":[91],"first":[93],"identified":[94],"various":[95],"zones":[97],"wafer,":[100],"frequencies":[103],"on-chip":[105],"ring":[106,112,177],"oscillators.":[107],"Next":[108],"modeled":[110],"oscillator":[113,178],"(RO)":[114],"performance":[115,212,263],"in":[116,121,147],"terms":[117],"SPICE":[122,155,164,173,185],"parameters":[123,156,165],"using":[124],"design":[126],"experiments":[128],"(DoE)":[129],"method.":[130],"The":[131,198],"equation":[132],"corresponding":[133,160,179],"DoE":[136],"model":[137,174],"was":[138],"solved":[139],"for":[140,158,175,195],"each":[141,181,196],"zone":[143,254,261],"wafer":[146],"order":[148],"fit":[150],"independent":[154,163],"zone.":[161,197,221,245],"These":[162],"were":[166,187,200,267],"then":[167],"used":[168,188,201],"create":[170],"an":[171,191],"updated":[172],"zone,":[182,231,237],"and":[183,238,255,265],"models":[186],"derive":[190],"appropriate":[192],"level":[194],"results":[199],"250":[204,224],"devices":[205,250,257],"exhibit":[210],"significant":[211],"deviation":[213],"compared":[214],"other":[216],"from":[218,251,258],"same":[220],"Among":[222],"devices,":[225],"89":[226],"belonged":[227,233,240],"slow":[230],"87":[232],"medium-fast":[236,253],"74":[239],"fast":[243,260],"A":[246],"total":[247],"seven":[249],"nine":[256],"showed":[262],"deviations":[264],"they":[266],"successfully":[268],"screened.":[269]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}