{"id":"https://openalex.org/W2570812444","doi":"https://doi.org/10.1109/test.2016.7805821","title":"A novel diagnostic test generation methodology and its application in production failure isolation","display_name":"A novel diagnostic test generation methodology and its application in production failure isolation","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2570812444","doi":"https://doi.org/10.1109/test.2016.7805821","mag":"2570812444"},"language":"en","primary_location":{"id":"doi:10.1109/test.2016.7805821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038248556","display_name":"M. Enamul Amyeen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Enamul Amyeen","raw_affiliation_strings":["Intel Corporation, Hillsboro"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050345689","display_name":"Dongok Kim","orcid":"https://orcid.org/0000-0002-4097-2889"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongok Kim","raw_affiliation_strings":["Intel Corporation, Hillsboro"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078732676","display_name":"Maheshwar Chandrasekar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maheshwar Chandrasekar","raw_affiliation_strings":["Intel Corporation, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024543967","display_name":"Mohammad Noman","orcid":"https://orcid.org/0000-0002-8900-4993"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Noman","raw_affiliation_strings":["Intel Corporation, Hillsboro"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100896813","display_name":"Srikanth Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027597107","display_name":"Anurag Jain","orcid":"https://orcid.org/0000-0001-5344-0841"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anurag Jain","raw_affiliation_strings":["Intel Corporation, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101525028","display_name":"Neha Goel","orcid":"https://orcid.org/0000-0002-7189-6305"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neha Goel","raw_affiliation_strings":["Intel Corporation, Hillsboro"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065392911","display_name":"Ramesh Kumar Sharma","orcid":"https://orcid.org/0000-0001-6078-4714"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Sharma","raw_affiliation_strings":["Intel Corporation, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2818,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80454959,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7589316964149475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6388979554176331},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5514272451400757},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5416964888572693},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.535380482673645},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.47102007269859314},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45083087682724},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.4470328688621521},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4314877986907959},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.41789981722831726},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41227248311042786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37733161449432373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2404996156692505},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18447133898735046},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.18216225504875183},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17412224411964417},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1377846896648407}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7589316964149475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6388979554176331},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5514272451400757},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5416964888572693},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.535380482673645},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.47102007269859314},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45083087682724},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.4470328688621521},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4314877986907959},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.41789981722831726},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41227248311042786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37733161449432373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2404996156692505},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18447133898735046},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.18216225504875183},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17412224411964417},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1377846896648407},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C89423630","wikidata":"https://www.wikidata.org/wiki/Q7193","display_name":"Microbiology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2016.7805821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2016.7805821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W85133518","https://openalex.org/W1544239797","https://openalex.org/W1667691886","https://openalex.org/W1669480932","https://openalex.org/W1812126616","https://openalex.org/W1830318039","https://openalex.org/W1843392114","https://openalex.org/W2011602485","https://openalex.org/W2050986420","https://openalex.org/W2104536586","https://openalex.org/W2105498616","https://openalex.org/W2106183788","https://openalex.org/W2112265472","https://openalex.org/W2114564787","https://openalex.org/W2117253172","https://openalex.org/W2124234869","https://openalex.org/W2129388118","https://openalex.org/W2133512509","https://openalex.org/W2139730802","https://openalex.org/W2140558640","https://openalex.org/W2143846508","https://openalex.org/W2144483975","https://openalex.org/W2148089379","https://openalex.org/W2150780157","https://openalex.org/W2170095699","https://openalex.org/W2171012943","https://openalex.org/W3115209132","https://openalex.org/W3116281550","https://openalex.org/W3119125446","https://openalex.org/W3183766709","https://openalex.org/W4240026072","https://openalex.org/W4248518188","https://openalex.org/W6603486537","https://openalex.org/W6637318809","https://openalex.org/W6787425853","https://openalex.org/W6787669490","https://openalex.org/W6788162278"],"related_works":["https://openalex.org/W2364150359","https://openalex.org/W2075356617","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W2390529848","https://openalex.org/W2073042086","https://openalex.org/W2789883751","https://openalex.org/W2019719714","https://openalex.org/W1991935474","https://openalex.org/W2408214455"],"abstract_inverted_index":{"Faster":[0],"failure":[1,131],"isolation":[2,22],"is":[3,17,31,87],"critical":[4],"for":[5,19,33,61,111],"manufacturing":[6],"yield":[7],"ramp":[8],"and":[9,23,36,50],"product":[10],"time":[11],"to":[12,79,96,104,153],"market.":[13],"Higher":[14],"diagnosis":[15,82],"resolution":[16,150],"essential":[18],"faster":[20],"defect":[21],"root-cause":[24],"identification.":[25],"A":[26],"detection":[27],"oriented":[28,92],"test":[29,69,77,165],"set":[30],"targeted":[32],"fault":[34,109],"coverage":[35],"does":[37],"not":[38],"provide":[39],"maximum":[40],"diagnostic":[41,58,68,76,108,144,149,164],"resolution.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46,101],"present":[47,102],"the":[48,56,81,98,139,142,148],"design":[49],"architecture":[51],"of":[52,55,107,141],"a":[53,66],"state":[54],"art":[57],"ATPG":[59],"tool":[60],"industrial-scale":[62,112],"designs.":[63,113],"We":[64],"develop":[65],"novel":[67],"generation":[70],"methodology":[71],"which":[72],"first":[73],"generates":[74],"deterministic":[75],"content":[78,145,158],"distinguish":[80],"suspects.":[83],"If":[84],"tester":[85],"memory":[86,128],"available":[88],"then":[89],"additional":[90],"N-detect":[91],"tests":[93],"are":[94,169],"generated":[95,159],"augment":[97],"content.":[99],"Further,":[100],"techniques":[103],"improve":[105],"performance":[106],"simulation":[110],"Experimental":[114],"results":[115,168],"on":[116,134,171],"Intel\u00ae":[117,172],"Core\u2122":[118,173],"microprocessor":[119],"designs":[120],"indicate":[121],"3X-114X":[122],"speed":[123],"up":[124],"with":[125,157],"up-to":[126],"2X":[127],"overhead.":[129],"Silicon":[130,167],"data":[132],"collected":[133],"sort":[135],"wafer":[136],"fails":[137],"showed":[138],"effectiveness":[140],"hybrid":[143],"in":[146],"improving":[147],"by":[151],"2.8x":[152],"3X":[154],"when":[155],"compared":[156],"from":[160],"an":[161],"industry":[162],"standard":[163],"generator.":[166],"evaluated":[170],"microprocessor.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}