{"id":"https://openalex.org/W1429120505","doi":"https://doi.org/10.1109/test.2015.7342421","title":"Test and debug solutions for 3D-stacked integrated circuits","display_name":"Test and debug solutions for 3D-stacked integrated circuits","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1429120505","doi":"https://doi.org/10.1109/test.2015.7342421","mag":"1429120505"},"language":"en","primary_location":{"id":"doi:10.1109/test.2015.7342421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10161/10450","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090151761","display_name":"Sergej Deutsch","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sergej Deutsch","raw_affiliation_strings":["Duke University, Durham, NC, USA","Duke University, Durham, NC 27708, USA"],"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Duke University, Durham, NC 27708, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Duke University, Durham, NC, USA","Duke University, Durham, NC 27708, USA"],"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Duke University, Durham, NC 27708, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090151761"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.01364046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6854411363601685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5500390529632568},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5430639386177063},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5428888201713562},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5079231858253479},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4450077712535858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42928871512413025},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42446720600128174},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3732476234436035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2839334011077881},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.26502248644828796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23894906044006348},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09580403566360474}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6854411363601685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5500390529632568},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5430639386177063},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5428888201713562},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5079231858253479},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4450077712535858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42928871512413025},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42446720600128174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3732476234436035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2839334011077881},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.26502248644828796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23894906044006348},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09580403566360474},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2015.7342421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},{"id":"pmh:oai:dukespace.lib.duke.edu:10161/10450","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/10450","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Dissertation"}],"best_oa_location":{"id":"pmh:oai:dukespace.lib.duke.edu:10161/10450","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/10450","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Dissertation"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":90,"referenced_works":["https://openalex.org/W165772547","https://openalex.org/W390323645","https://openalex.org/W1486331313","https://openalex.org/W1575729896","https://openalex.org/W1832971077","https://openalex.org/W1907154215","https://openalex.org/W1944607425","https://openalex.org/W1965451131","https://openalex.org/W1965882232","https://openalex.org/W1966266922","https://openalex.org/W1971575710","https://openalex.org/W1981220134","https://openalex.org/W2011039300","https://openalex.org/W2013679798","https://openalex.org/W2014071060","https://openalex.org/W2015941345","https://openalex.org/W2017255835","https://openalex.org/W2022392302","https://openalex.org/W2023264348","https://openalex.org/W2024436253","https://openalex.org/W2028070629","https://openalex.org/W2028504835","https://openalex.org/W2029390138","https://openalex.org/W2033330932","https://openalex.org/W2036981801","https://openalex.org/W2038332532","https://openalex.org/W2040231784","https://openalex.org/W2044605272","https://openalex.org/W2055841712","https://openalex.org/W2056969337","https://openalex.org/W2059193309","https://openalex.org/W2061510074","https://openalex.org/W2061821008","https://openalex.org/W2062677539","https://openalex.org/W2075687306","https://openalex.org/W2077656345","https://openalex.org/W2080384627","https://openalex.org/W2083223075","https://openalex.org/W2085654583","https://openalex.org/W2086481541","https://openalex.org/W2095754347","https://openalex.org/W2100827158","https://openalex.org/W2102304175","https://openalex.org/W2103239558","https://openalex.org/W2115163438","https://openalex.org/W2116358629","https://openalex.org/W2117139377","https://openalex.org/W2119677575","https://openalex.org/W2119826888","https://openalex.org/W2120349980","https://openalex.org/W2122146819","https://openalex.org/W2124955733","https://openalex.org/W2125094702","https://openalex.org/W2125982897","https://openalex.org/W2126084661","https://openalex.org/W2127331687","https://openalex.org/W2131042476","https://openalex.org/W2132155220","https://openalex.org/W2132721535","https://openalex.org/W2138902653","https://openalex.org/W2140891446","https://openalex.org/W2143502515","https://openalex.org/W2146843106","https://openalex.org/W2148960378","https://openalex.org/W2149075294","https://openalex.org/W2151243068","https://openalex.org/W2151287973","https://openalex.org/W2153440685","https://openalex.org/W2154133941","https://openalex.org/W2154695555","https://openalex.org/W2155288938","https://openalex.org/W2155707315","https://openalex.org/W2157762801","https://openalex.org/W2158277795","https://openalex.org/W2161129061","https://openalex.org/W2161277442","https://openalex.org/W2162086806","https://openalex.org/W2163417450","https://openalex.org/W2165139922","https://openalex.org/W2165642910","https://openalex.org/W2169219063","https://openalex.org/W2169584262","https://openalex.org/W2171776966","https://openalex.org/W2188487610","https://openalex.org/W2546492353","https://openalex.org/W3139542001","https://openalex.org/W4231486519","https://openalex.org/W4239250096","https://openalex.org/W4285719527","https://openalex.org/W6654486189"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W2084347051"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"stacking":[2],"using":[3,81,111],"through-silicon":[4],"vias":[5],"(TSVs)":[6],"promises":[7],"higher":[8],"integration":[9],"levels":[10],"in":[11,146,158,191],"a":[12,25,71,89,103,117,153,172,183],"single":[13],"package,":[14],"keeping":[15],"pace":[16],"with":[17,194],"Moore's":[18],"law.":[19],"Testing":[20],"has":[21],"been":[22],"identified":[23],"as":[24],"showstopper":[26],"for":[27,106,187],"volume":[28],"manufacturing":[29],"of":[30,58,95,161],"3D-stacked":[31,192],"integrated":[32],"circuits":[33],"(3D":[34],"ICs).":[35],"This":[36],"work":[37],"provides":[38,152],"solutions":[39],"to":[40,44,62,92,127,176,205],"new":[41],"challenges":[42],"related":[43],"3D":[45,132],"test":[46,48,67,87,108,130,166],"content,":[47,131],"access,":[49],"diagnosis":[50,110],"and":[51,109,116,151,164],"debug.":[52],"We":[53,69,101,138,181],"analyze":[54],"the":[55,56,98,159,201],"impact":[57],"thermo-mechanical":[59],"stress":[60,77],"due":[61,91,175],"TSV":[63,86,96,107],"fabrication":[64],"process":[65],"on":[66,121],"quality.":[68],"propose":[70,139],"test-generation":[72],"flow":[73],"that":[74,143,155,198,208],"takes":[75,144],"TSV-induced":[76],"into":[78,149],"account":[79,150],"by":[80],"stress-aware":[82],"circuit":[83],"models.":[84],"Pre-bond":[85],"is":[88,156,171],"challenge":[90,174],"limited":[93],"accessibility":[94],"at":[97],"pre-bond":[99],"stage.":[100],"develop":[102,182],"non-invasive":[104],"method":[105],"ring":[112],"oscillators,":[113],"duty-cycle":[114],"detectors,":[115],"regression":[118],"model":[119],"based":[120],"artificial":[122],"neural":[123],"networks.":[124],"In":[125],"order":[126],"efficiently":[128],"deliver":[129],"design-for-test":[133],"(DfT)":[134],"architectures":[135],"are":[136],"needed.":[137],"an":[140],"optimization":[141],"approach":[142],"uncertainties":[145],"input":[147],"parameters":[148],"solution":[154],"efficient":[157],"presence":[160],"input-parameter":[162],"variations":[163],"minimizes":[165],"time.":[167],"Finally,":[168],"post-silicon":[169],"debug":[170,185],"major":[173],"continuously":[177],"increasing":[178],"design":[179],"complexity.":[180],"low-cost":[184],"architecture":[186],"massive":[188],"signal":[189],"tracing":[190],"ICs":[193],"wide-I/O":[195],"DRAM":[196],"dies":[197],"significantly":[199],"increases":[200],"observation":[202],"window":[203],"compared":[204],"traditional":[206],"methods":[207],"use":[209],"trace":[210],"buffers.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}