{"id":"https://openalex.org/W2188389673","doi":"https://doi.org/10.1109/test.2015.7342406","title":"Monitoring the delay of long interconnects via distributed TDC","display_name":"Monitoring the delay of long interconnects via distributed TDC","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2188389673","doi":"https://doi.org/10.1109/test.2015.7342406","mag":"2188389673"},"language":"en","primary_location":{"id":"doi:10.1109/test.2015.7342406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112408108","display_name":"Meng\u2010Ting Tsai","orcid":"https://orcid.org/0000-0003-3504-5439"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Ting Tsai","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Silicon Test Solutions, Mentor Graphics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Test Solutions, Mentor Graphics","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Silicon Test Solutions, Mentor Graphics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Test Solutions, Mentor Graphics","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8567969799041748},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7227298021316528},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7035422921180725},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.557784378528595},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.540647029876709},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5288033485412598},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.47992831468582153},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4296581447124481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42832961678504944},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.29110661149024963},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.26545923948287964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2387726902961731},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23684805631637573},{"id":"https://openalex.org/keywords/etching","display_name":"Etching (microfabrication)","score":0.20957091450691223},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20148158073425293}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8567969799041748},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7227298021316528},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7035422921180725},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.557784378528595},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.540647029876709},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5288033485412598},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.47992831468582153},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4296581447124481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42832961678504944},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.29110661149024963},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26545923948287964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2387726902961731},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23684805631637573},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.20957091450691223},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20148158073425293},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2015.7342406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1985664729","https://openalex.org/W1987638749","https://openalex.org/W2005613478","https://openalex.org/W2017169609","https://openalex.org/W2033330932","https://openalex.org/W2050832669","https://openalex.org/W2068262032","https://openalex.org/W2091911110","https://openalex.org/W2092575805","https://openalex.org/W2098417235","https://openalex.org/W2112414127","https://openalex.org/W2131875329","https://openalex.org/W2139344593","https://openalex.org/W2150113875","https://openalex.org/W2154517054","https://openalex.org/W2155461249","https://openalex.org/W2159971659","https://openalex.org/W2167037850"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1972268475","https://openalex.org/W2235483886","https://openalex.org/W1480508001","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W4386582991"],"abstract_inverted_index":{"Interconnects":[0],"are":[1],"sophisticated":[2],"in":[3,32,59,63,93],"a":[4,35,42,46,69,90,98,108],"multi-die":[5],"IC":[6],"using":[7],"integration":[8],"technology":[9],"such":[10,107],"as":[11,72],"interposer":[12,61],"or":[13,27,62],"Wafer-Level":[14],"Packaging":[15],"(WLP),":[16],"and":[17],"thus":[18],"they":[19],"could":[20,75],"become":[21,76],"vulnerable":[22],"to":[23,37,80,124],"early":[24],"lifetime":[25],"failure":[26],"aging.":[28],"Our":[29],"previous":[30],"work":[31],"[12]":[33],"provides":[34],"way":[36],"monitor":[38],"the":[39,64,73],"delay":[40,113],"of":[41,68],"TSV":[43],"non-intrusively":[44],"by":[45,96],"transition":[47],"time":[48],"binning":[49],"procedure.":[50],"However,":[51],"it":[52],"is":[53],"not":[54],"suitable":[55],"for":[56,115,130],"longer":[57],"interconnects":[58],"an":[60,120],"Re-Distribution":[65],"Layer":[66],"(RDL)":[67],"WLP-packaged":[70],"IC,":[71],"cost":[74],"prohibitively":[77],"high":[78],"due":[79],"large":[81],"area":[82,121],"overhead.":[83],"To":[84],"overcome":[85],"this":[86,94],"limitation,":[87],"we":[88],"propose":[89],"new":[91],"scheme":[92,109],"paper":[95],"incorporating":[97],"Distributed":[99],"Time-to-Digital":[100],"Converter":[101],"(d-TDC).":[102],"Experimental":[103],"results":[104],"indicate":[105],"that":[106],"can":[110],"support":[111],"on-line":[112],"monitoring":[114],"long":[116],"interconnects,":[117],"while":[118],"having":[119],"overhead":[122],"equivalent":[123],"2":[125],"boundary":[126],"scan":[127],"cells":[128],"only":[129],"each":[131],"interconnect.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}