{"id":"https://openalex.org/W2185380307","doi":"https://doi.org/10.1109/test.2015.7342402","title":"Rapid prototyping and test before silicon of integrated pressure sensors","display_name":"Rapid prototyping and test before silicon of integrated pressure sensors","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2185380307","doi":"https://doi.org/10.1109/test.2015.7342402","mag":"2185380307"},"language":"en","primary_location":{"id":"doi:10.1109/test.2015.7342402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085386712","display_name":"Adrian I. Voinea","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093765","display_name":"Center of Technology and Engineering for Nuclear Projects","ror":"https://ror.org/00p0qk069","country_code":"RO","type":"other","lineage":["https://openalex.org/I4210093765"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Adrian I. Voinea","raw_affiliation_strings":["Infineon Technologies, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Bucharest, Romania","institution_ids":["https://openalex.org/I4210093765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043121946","display_name":"Stefan Kampfer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093765","display_name":"Center of Technology and Engineering for Nuclear Projects","ror":"https://ror.org/00p0qk069","country_code":"RO","type":"other","lineage":["https://openalex.org/I4210093765"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Stefan Kampfer","raw_affiliation_strings":["Infineon Technologies, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Bucharest, Romania","institution_ids":["https://openalex.org/I4210093765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085386712"],"corresponding_institution_ids":["https://openalex.org/I4210093765"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.09840497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7245702147483826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6034756898880005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5941677093505859},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5403080582618713},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5246613025665283},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.510899007320404},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.510646402835846},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.4967809319496155},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4912998080253601},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45804399251937866},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4501308798789978},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4375190734863281},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2661482095718384},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.23882731795310974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11674049496650696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10044693946838379},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09047654271125793}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7245702147483826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6034756898880005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5941677093505859},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5403080582618713},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5246613025665283},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.510899007320404},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.510646402835846},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.4967809319496155},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4912998080253601},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45804399251937866},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4501308798789978},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4375190734863281},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2661482095718384},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.23882731795310974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11674049496650696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10044693946838379},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09047654271125793},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2015.7342402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1557300520","https://openalex.org/W1893675745","https://openalex.org/W2136799002","https://openalex.org/W4253184280"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W1579528621","https://openalex.org/W2151694129","https://openalex.org/W2169602749","https://openalex.org/W2150046587","https://openalex.org/W2157212570","https://openalex.org/W2141620082"],"abstract_inverted_index":{"Drastic":[0],"reduction":[1],"of":[2,70,75],"test":[3,53,71],"setup":[4,72],"debug":[5],"effort":[6],"after":[7],"silicon":[8,27],"availability":[9],"is":[10,13,28,32,59,62],"required.":[11],"This":[12],"achieved":[14],"by":[15],"using":[16],"an":[17],"early":[18],"prototype,":[19],"in":[20],"parallel":[21],"to":[22,34,44],"chip":[23,36],"design,":[24],"much":[25],"before":[26],"available.":[29],"A":[30],"FPGA":[31],"used":[33,43],"emulate":[35],"digital":[37],"behavior":[38],"and":[39,55,73],"emulation":[40],"boards":[41],"are":[42],"substitute":[45],"analog":[46],"models.":[47],"Fails":[48],"injection,":[49],"parameters":[50],"randomization,":[51],"multi-site":[52],"environment":[54],"pressure":[56],"stimuli":[57],"response":[58],"obtained.":[60],"Outcome":[61],"significant":[63],"timeline":[64],"reduction,":[65],"while":[66],"increasing":[67],"quality":[68],"level":[69],"testability":[74],"the":[76],"chip.":[77]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}