{"id":"https://openalex.org/W2187247199","doi":"https://doi.org/10.1109/test.2015.7342398","title":"A deterministic BIST scheme based on EDT-compressed test patterns","display_name":"A deterministic BIST scheme based on EDT-compressed test patterns","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2187247199","doi":"https://doi.org/10.1109/test.2015.7342398","mag":"2187247199"},"language":"en","primary_location":{"id":"doi:10.1109/test.2015.7342398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Grzegorz Mrugalski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043855046","display_name":"Lukasz Rybak","orcid":"https://orcid.org/0000-0001-6219-358X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lukasz Rybak","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002725206","display_name":"J\u0119drzej Solecki","orcid":null},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jedrzej Solecki","raw_affiliation_strings":["Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046691899"],"corresponding_institution_ids":["https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60755159,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7749371528625488},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7369449138641357},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6341991424560547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5983341932296753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5868657827377319},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5531293153762817},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5148524641990662},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.47404810786247253},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47177624702453613},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.4710695147514343},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41987326741218567},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38281944394111633},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38089612126350403},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2850781977176666},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23814800381660461},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2254524528980255},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16182652115821838},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13572287559509277},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.09341436624526978},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07205849885940552}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7749371528625488},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7369449138641357},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6341991424560547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5983341932296753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5868657827377319},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5531293153762817},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5148524641990662},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.47404810786247253},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47177624702453613},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.4710695147514343},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41987326741218567},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38281944394111633},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38089612126350403},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2850781977176666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23814800381660461},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2254524528980255},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16182652115821838},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13572287559509277},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.09341436624526978},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07205849885940552},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2015.7342398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2015.7342398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1517139843","https://openalex.org/W1562699972","https://openalex.org/W1590110141","https://openalex.org/W1934808766","https://openalex.org/W2018796127","https://openalex.org/W2024212907","https://openalex.org/W2069493778","https://openalex.org/W2096667381","https://openalex.org/W2096852695","https://openalex.org/W2097270518","https://openalex.org/W2101900253","https://openalex.org/W2102404182","https://openalex.org/W2103706706","https://openalex.org/W2104107023","https://openalex.org/W2104856486","https://openalex.org/W2108500347","https://openalex.org/W2109043970","https://openalex.org/W2114980975","https://openalex.org/W2117154146","https://openalex.org/W2122983144","https://openalex.org/W2127343408","https://openalex.org/W2128283796","https://openalex.org/W2133288230","https://openalex.org/W2133610003","https://openalex.org/W2135627440","https://openalex.org/W2137460337","https://openalex.org/W2137549092","https://openalex.org/W2138530143","https://openalex.org/W2140283778","https://openalex.org/W2144033909","https://openalex.org/W2148086802","https://openalex.org/W2150895785","https://openalex.org/W2153662495","https://openalex.org/W2163575144","https://openalex.org/W2164418022","https://openalex.org/W2169451209","https://openalex.org/W4246972245","https://openalex.org/W6631122638","https://openalex.org/W6640744092","https://openalex.org/W6675003167","https://openalex.org/W6681008240"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2543176856","https://openalex.org/W2154529098","https://openalex.org/W2624668974","https://openalex.org/W2109319621","https://openalex.org/W776711554","https://openalex.org/W2108140302"],"abstract_inverted_index":{"The":[0,10,94],"paper":[1],"presents":[2],"a":[3,38,41,46,56,67,91],"novel":[4],"deterministic":[5],"built-in":[6],"self-test":[7],"(BIST)":[8],"scheme.":[9],"proposed":[11,95,119],"solution":[12],"seamlessly":[13],"integrates":[14],"with":[15],"on-chip":[16],"EDT-based":[17],"decompression":[18],"logic":[19,120],"and":[20,69,123],"takes":[21],"advantage":[22],"of":[23,30,49,59,71,117],"two":[24],"key":[25],"observations:":[26],"(1)":[27],"specified":[28,61],"positions":[29,62],"ATPG-produced":[31],"test":[32],"cubes":[33],"are":[34,63,124],"typically":[35,102],"clustered":[36],"within":[37,90],"single":[39],"or":[40],"few":[42],"scan":[43,51,85,88],"chains":[44],"for":[45,111],"small":[47,57],"number":[48],"successive":[50],"shift":[52],"cycles,":[53],"(2)":[54],"only":[55],"fraction":[58],"the":[60,72,118],"necessary":[64],"to":[65,100],"detect":[66],"fault,":[68],"most":[70],"remaining":[73],"ones":[74],"have":[75],"several":[76],"alternatives":[77],"that":[78],"can":[79],"be":[80],"obtained":[81,110],"by":[82],"inverting":[83],"preselected":[84],"slices":[86],"(all":[87],"cells":[89],"given":[92],"cycle).":[93],"approach":[96],"elevates":[97],"compression":[98],"ratios":[99],"values":[101],"unachievable":[103],"through":[104],"conventional":[105],"reseeding-based":[106],"solutions.":[107],"Experimental":[108],"results":[109],"large":[112],"industrial":[113],"designs":[114],"illustrate":[115],"feasibility":[116],"BIST":[121],"scheme":[122],"reported":[125],"herein.":[126]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}