{"id":"https://openalex.org/W2062677539","doi":"https://doi.org/10.1109/test.2014.7035363","title":"Massive signal tracing using on-chip DRAM for in-system silicon debug","display_name":"Massive signal tracing using on-chip DRAM for in-system silicon debug","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2062677539","doi":"https://doi.org/10.1109/test.2014.7035363","mag":"2062677539"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090151761","display_name":"Sergej Deutsch","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sergej Deutsch","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electrical and Computer Engineering, Duke University, Durham, NC 27708, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Duke University, Durham, NC 27708, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electrical and Computer Engineering, Duke University, Durham, NC 27708, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Duke University, Durham, NC 27708, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090151761"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.84577883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8693107962608337},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7910826206207275},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.7558554410934448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5981366038322449},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5826429128646851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5675958395004272},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.49912309646606445},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49171048402786255},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.45100465416908264},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4270067811012268},{"id":"https://openalex.org/keywords/silicon-chip","display_name":"Silicon chip","score":0.4215020537376404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3431628942489624},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.24968302249908447},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24061283469200134},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16972625255584717},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10623487830162048}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8693107962608337},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7910826206207275},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.7558554410934448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5981366038322449},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5826429128646851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5675958395004272},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.49912309646606445},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49171048402786255},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.45100465416908264},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4270067811012268},{"id":"https://openalex.org/C2983805867","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Silicon chip","level":3,"score":0.4215020537376404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3431628942489624},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.24968302249908447},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24061283469200134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16972625255584717},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10623487830162048},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1515959435","https://openalex.org/W1607765501","https://openalex.org/W1944607425","https://openalex.org/W1971575710","https://openalex.org/W1981220134","https://openalex.org/W2014071060","https://openalex.org/W2014651988","https://openalex.org/W2024436253","https://openalex.org/W2028504835","https://openalex.org/W2044605272","https://openalex.org/W2052719012","https://openalex.org/W2071003187","https://openalex.org/W2083223075","https://openalex.org/W2103227834","https://openalex.org/W2119677575","https://openalex.org/W2122146819","https://openalex.org/W2125094702","https://openalex.org/W2132721535","https://openalex.org/W2137769520","https://openalex.org/W2140891446","https://openalex.org/W2144149750","https://openalex.org/W2146455507","https://openalex.org/W2148960378","https://openalex.org/W2153440685","https://openalex.org/W2165139922","https://openalex.org/W3139542001","https://openalex.org/W3149730125","https://openalex.org/W4231486519"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W3135696753"],"abstract_inverted_index":{"Silicon":[0],"debug":[1,13,42,99,211],"is":[2,70,105,112],"a":[3,34,40,82,98,110,119,146,162,171,219,230],"major":[4],"challenge":[5],"due":[6],"to":[7,71,90,213,256],"continuously":[8],"increasing":[9],"design":[10],"complexity.":[11],"Traditional":[12],"methods":[14,92],"using":[15,118,229],"signal":[16,31,46],"tracing":[17,47],"suffer":[18],"from":[19],"the":[20,86,101,144,167,201,207,224,245],"limited":[21],"capacity":[22],"of":[23,85,166,203,209,253],"on-chip":[24,74],"trace":[25,95],"buffers":[26],"that":[27,50,93,140,244],"only":[28],"allow":[29],"for":[30,44,76,114,161,223],"observation":[32,87,103,173,246],"during":[33,192],"short":[35],"time":[36,153,197],"window.":[37,174],"We":[38,216],"propose":[39],"low-cost":[41],"architecture":[43],"massive":[45],"in":[48,81,143,170],"ICs":[49,62],"integrate":[51],"fast":[52],"DRAM,":[53,158],"such":[54],"as":[55],"2D-ICs":[56],"with":[57,63,136,195,200],"embedded":[58],"DRAM":[59,65,75,145],"or":[60,183],"3D-stacked":[61],"wide-I/O":[64],"dies.":[66],"The":[67,175,241],"key":[68],"idea":[69],"use":[72,94,165],"available":[73],"trace-data":[77],"storage,":[78],"which":[79,159],"results":[80,242],"significant":[83],"increase":[84],"window":[88,104,247],"compared":[89,255],"traditional":[91],"buffers.":[96],"During":[97],"session,":[100],"entire":[102],"divided":[106],"into":[107,157],"intervals":[108,126,150],"and":[109,206,235],"signature":[111,121,135],"calculated":[113],"each":[115],"observed":[116],"interval":[117],"multiple-input":[120],"register.":[122],"At":[123],"run":[124],"time,":[125],"containing":[127],"erroneous":[128],"bits":[129],"are":[130,141,155],"identified":[131],"by":[132,239,251],"comparing":[133],"their":[134,152],"pre-calculated":[137],"\u201cgolden\u201d":[138],"signatures":[139,205],"stored":[142,156,210],"priori.":[147],"Only":[148],"failing":[149],"including":[151],"stamp":[154],"allows":[160],"more":[163],"efficient":[164],"memory,":[168],"resulting":[169],"larger":[172],"proposed":[176,225],"method":[177],"does":[178],"not":[179],"require":[180],"multiple":[181],"iterations":[182],"intermediate":[184],"processing":[185],"steps,":[186],"hence":[187],"it":[188,228],"can":[189,248],"be":[190,249],"used":[191],"functional":[193],"testing":[194],"minimum":[196],"overhead":[198],"associated":[199],"upload":[202],"golden":[204],"download":[208],"data":[212],"external":[214],"equipment.":[215],"have":[217],"created":[218],"Verilog":[220],"RTL":[221],"model":[222],"architecture,":[226],"synthesized":[227],"45":[231],"nm":[232],"CMOS":[233],"library,":[234],"verified":[236],"its":[237],"functionality":[238],"simulation.":[240],"show":[243],"increased":[250],"orders":[252],"magnitude":[254],"prior":[257],"work":[258],"at":[259],"comparable":[260],"hardware":[261],"cost.":[262]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}