{"id":"https://openalex.org/W2042667731","doi":"https://doi.org/10.1109/test.2014.7035340","title":"A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time","display_name":"A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2042667731","doi":"https://doi.org/10.1109/test.2014.7035340","mag":"2042667731"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070135749","display_name":"Bruce Querbach","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Bruce Querbach","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038426107","display_name":"Rahul Khanna","orcid":"https://orcid.org/0000-0001-8101-4655"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Rahul Khanna","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086873963","display_name":"David Blankenbeckler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"David Blankenbeckler","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101580916","display_name":"Yulan Zhang","orcid":"https://orcid.org/0000-0003-1574-5286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Yulan Zhang","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045750516","display_name":"Ronald T. Anderson","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Ronald T Anderson","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020550286","display_name":"David Ellis","orcid":"https://orcid.org/0000-0002-3718-6836"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"David G Ellis","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033785553","display_name":"Z. Schoenborn","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Zale T Schoenborn","raw_affiliation_strings":["Intel Corporation","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044863803","display_name":"Sabyasachi Deyati","orcid":"https://orcid.org/0000-0001-9172-2495"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sabyasachi Deyati","raw_affiliation_strings":["Georgia Tech","Georgia Tech, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Tech, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Chiang","raw_affiliation_strings":["Oregon state university","Oregon State University , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon state university","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Oregon State University , USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0647,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80523906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7250343561172485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7242920398712158},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6169596910476685},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6111091375350952},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.5182090401649475},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5002691745758057},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.4826010465621948},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4716082215309143},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.41735705733299255},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4051499366760254},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38789910078048706},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.3276897668838501},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2994876205921173},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25397664308547974},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.24692311882972717}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7250343561172485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7242920398712158},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6169596910476685},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6111091375350952},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.5182090401649475},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5002691745758057},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.4826010465621948},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4716082215309143},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.41735705733299255},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4051499366760254},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38789910078048706},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3276897668838501},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2994876205921173},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25397664308547974},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.24692311882972717},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1552866142","https://openalex.org/W1563129028","https://openalex.org/W1575728663","https://openalex.org/W1964914804","https://openalex.org/W2047847270","https://openalex.org/W2058546038","https://openalex.org/W2114424039","https://openalex.org/W2119913792","https://openalex.org/W2121842885","https://openalex.org/W2122249806","https://openalex.org/W2127512823","https://openalex.org/W2154260879","https://openalex.org/W2160275570","https://openalex.org/W2164247919","https://openalex.org/W2323191167"],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2533585248","https://openalex.org/W2559795407","https://openalex.org/W1972627271","https://openalex.org/W4403210321","https://openalex.org/W2773363906","https://openalex.org/W2056436264"],"abstract_inverted_index":{"As":[0],"silicon":[1,84],"integration":[2],"complexity":[3],"increases":[4],"with":[5,56],"3D":[6,69],"stacking":[7],"and":[8,17,20,23,51,54,83,125,147],"Through-Silicon-Via":[9],"(TSV),":[10],"so":[11],"does":[12],"the":[13,57,77,137],"occurrence":[14],"of":[15,133,136,155],"memory":[16,50,65,138,145],"IO":[18,52],"defects":[19,67],"associated":[21],"test":[22,118],"validation":[24,114],"time.":[25],"This":[26],"ultimately":[27],"leads":[28],"to":[29,48,62,92,94,123],"an":[30],"overall":[31],"cost":[32],"increase.":[33],"On":[34],"a":[35,39,95,101,152],"14nm":[36],"Intel":[37,156],"SOC,":[38],"reusable":[40,87],"BIST":[41],"engine":[42],"called":[43],"Converged-Pattern-Generator-Checker":[44],"(CPGC)":[45],"are":[46],"architected":[47],"detect":[49],"defects,":[53],"combined":[55],"software":[58],"assisted":[59],"repair":[60,64],"technology":[61],"automatically":[63],"cell":[66],"on":[68],"stacked":[70],"Wide-IO":[71],"DRAM.":[72],"Additionally,":[73],"we":[74],"also":[75,142],"present":[76],"CPGC":[78,88,110,140],"gate":[79],"count,":[80],"power,":[81],"simulation,":[82],"results.":[85],"The":[86],"IP":[89,97],"is":[90,141],"designed":[91],"connect":[93],"standard":[96],"interface,":[98],"which":[99,149],"enables":[100],"quick":[102],"turn-key":[103],"SOC":[104],"development":[105],"cycle.":[106],"Silicon":[107],"results":[108],"show":[109],"can":[111],"speed":[112],"up":[113],"by":[115,129],"5x,":[116],"improve":[117],"time":[119,128],"from":[120],"minutes":[121],"down":[122],"seconds,":[124],"decrease":[126],"debug":[127],"5x":[130],"including":[131],"root-cause":[132],"boot":[134],"failures":[135],"interface.":[139],"used":[143],"in":[144],"training":[146],"initialization,":[148],"makes":[150],"it":[151],"critical":[153],"part":[154],"SOC.":[157]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}