{"id":"https://openalex.org/W2024112964","doi":"https://doi.org/10.1109/test.2014.7035332","title":"Vesuvius-3D: A 3D-DfT demonstrator","display_name":"Vesuvius-3D: A 3D-DfT demonstrator","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2024112964","doi":"https://doi.org/10.1109/test.2014.7035332","mag":"2024112964"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["ENIAC Joint Undertaking","IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"ENIAC Joint Undertaking","institution_ids":[]},{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111644527","display_name":"Bart De Wachter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Bart De Wachter","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004763958","display_name":"Stephen O'Loughlin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I198387804","display_name":"Okanagan College","ror":"https://ror.org/04k2ezm16","country_code":"CA","type":"education","lineage":["https://openalex.org/I198387804"]}],"countries":["BE","CA"],"is_corresponding":false,"raw_author_name":"Stephen O'Loughlin","raw_affiliation_strings":["Currently, Stephen O'Loughlin is with Okanagan College, Kelowna, BC, Canada","IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Currently, Stephen O'Loughlin is with Okanagan College, Kelowna, BC, Canada","institution_ids":["https://openalex.org/I198387804"]},{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090151761","display_name":"Sergej Deutsch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergej Deutsch","raw_affiliation_strings":["Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083029305","display_name":"Christos Papameletis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christos Papameletis","raw_affiliation_strings":["Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036020589","display_name":"Tobias Burgherr","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tobias Burgherr","raw_affiliation_strings":["Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems at IMEC, Institute of Microelectronics, Windisch, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5044629739"],"corresponding_institution_ids":["https://openalex.org/I4210114974"],"apc_list":null,"apc_paid":null,"fwci":2.1453,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87244988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6110519766807556},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5938922166824341},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.557396650314331},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5433540940284729},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5098949670791626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5074648261070251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48902615904808044},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.4760798513889313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4690093696117401},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.46865954995155334},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.43332308530807495},{"id":"https://openalex.org/keywords/tower","display_name":"Tower","score":0.43054431676864624},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42203328013420105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37934044003486633},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28500083088874817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18135112524032593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15119647979736328},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11606621742248535},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08655333518981934}],"concepts":[{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6110519766807556},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5938922166824341},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.557396650314331},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5433540940284729},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5098949670791626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5074648261070251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48902615904808044},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.4760798513889313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4690093696117401},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.46865954995155334},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.43332308530807495},{"id":"https://openalex.org/C2777831296","wikidata":"https://www.wikidata.org/wiki/Q12518","display_name":"Tower","level":2,"score":0.43054431676864624},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42203328013420105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37934044003486633},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28500083088874817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18135112524032593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15119647979736328},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11606621742248535},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08655333518981934},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W180591268","https://openalex.org/W390323645","https://openalex.org/W1977546455","https://openalex.org/W1986485494","https://openalex.org/W2002645608","https://openalex.org/W2018843712","https://openalex.org/W2028504835","https://openalex.org/W2042947574","https://openalex.org/W2046694142","https://openalex.org/W2052347136","https://openalex.org/W2056969337","https://openalex.org/W2059098943","https://openalex.org/W2070914725","https://openalex.org/W2075687306","https://openalex.org/W2090396476","https://openalex.org/W2100597370","https://openalex.org/W2120738260","https://openalex.org/W2121007065","https://openalex.org/W2149593163","https://openalex.org/W2150516314","https://openalex.org/W2152406824","https://openalex.org/W2163570733","https://openalex.org/W4205976331","https://openalex.org/W4231486519","https://openalex.org/W4235430437","https://openalex.org/W4239250096","https://openalex.org/W6664898137"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145","https://openalex.org/W3205162826"],"abstract_inverted_index":{"IMEC":[0,80],"and":[1,13,37,44,55,66,105,118,120],"Cadence":[2],"have":[3,42],"jointly":[4],"developed":[5],"a":[6,46,72],"3D-DfT":[7,64,73,126],"architecture":[8,25,65],"that":[9],"serves":[10],"both":[11],"2.5D-":[12],"3D-SICs.":[14],"Originally":[15],"targeting":[16],"stacks":[17],"of":[18,62,78,90,94,124],"monolithic":[19],"logic-only":[20],"dies,":[21],"over":[22],"time":[23],"this":[24,108,125],"has":[26],"been":[27],"extended":[28],"to":[29],"include":[30],"(1)":[31],"memory-on-logic":[32],"stacks,":[33],"(2)":[34],"complex":[35],"SOCs,":[36],"(3)":[38],"multi-tower":[39],"stacks.":[40],"We":[41],"defined":[43],"implemented":[45],"full":[47],"automation":[48],"flow":[49],"based":[50],"on":[51,112],"Cadence'":[52],"RTL":[53],"Compiler":[54],"Encounter":[56],"Test.":[57],"To":[58],"demonstrate":[59],"the":[60,63,113],"capabilities":[61],"associated":[67],"EDA":[68],"flow,":[69],"we":[70,110],"designed":[71],"Demonstrator":[74],"circuit":[75],"as":[76],"part":[77],"an":[79],"3D":[81],"chip":[82],"stack":[83],"nicknamed":[84],"`Vesuvius-3D'.":[85],"This":[86],"test":[87,115],"vehicle":[88],"consists":[89],"two":[91],"identical":[92],"dies":[93],"8.1\u00d78.1mm":[95],"<sup":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[98],"in":[99],"65nm":[100],"CMOS":[101],"processed":[102],"by":[103],"GLOBALFOUNDRIES":[104],"IMEC.":[106],"In":[107],"paper,":[109],"report":[111],"design,":[114],"generation,":[116],"processing,":[117],"pre-bond":[119],"post-bond":[121],"measurement":[122],"results":[123],"Demonstrator.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}