{"id":"https://openalex.org/W2069273723","doi":"https://doi.org/10.1109/test.2014.7035318","title":"Efficient RAS support for die-stacked DRAM","display_name":"Efficient RAS support for die-stacked DRAM","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2069273723","doi":"https://doi.org/10.1109/test.2014.7035318","mag":"2069273723"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081531196","display_name":"Hyeran Jeon","orcid":"https://orcid.org/0000-0002-1767-8198"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyeran Jeon","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102835155","display_name":"Gabriel H. Loh","orcid":"https://orcid.org/0000-0002-4616-0144"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabriel H. Loh","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc., Bellevue, WA","AMD Research, Advanced Micro Devices, Inc., Bellevue, WA, USA"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc., Bellevue, WA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc., Bellevue, WA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018033573","display_name":"Murali Annavaram","orcid":"https://orcid.org/0000-0002-4633-6867"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Murali Annavaram","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081531196"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.84634203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8771566152572632},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7924832105636597},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5253433585166931},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4684975743293762},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44239652156829834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4367184638977051},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4333825707435608},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.41609835624694824},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4136478304862976},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2434762418270111},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.20307573676109314},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.1658351719379425},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1601618528366089},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14931929111480713}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8771566152572632},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7924832105636597},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5253433585166931},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4684975743293762},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44239652156829834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4367184638977051},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4333825707435608},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.41609835624694824},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4136478304862976},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2434762418270111},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.20307573676109314},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.1658351719379425},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1601618528366089},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14931929111480713}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1981346158","https://openalex.org/W1987638749","https://openalex.org/W2016979414","https://openalex.org/W2040379684","https://openalex.org/W2060397112","https://openalex.org/W2103397328","https://openalex.org/W2107304970","https://openalex.org/W2110023370","https://openalex.org/W2115500527","https://openalex.org/W2118231788","https://openalex.org/W2120591095","https://openalex.org/W2138661001","https://openalex.org/W2143807959","https://openalex.org/W2143823686","https://openalex.org/W2147853062","https://openalex.org/W2148797773","https://openalex.org/W2150909864","https://openalex.org/W2153378664","https://openalex.org/W2153456949","https://openalex.org/W2157447136","https://openalex.org/W2159216681","https://openalex.org/W2162609941","https://openalex.org/W3146763006","https://openalex.org/W3151360593","https://openalex.org/W4231535434","https://openalex.org/W4238816702","https://openalex.org/W4245880889","https://openalex.org/W4248895726","https://openalex.org/W6645529534","https://openalex.org/W6682164510","https://openalex.org/W6684232389","https://openalex.org/W6793528898"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W2900372418","https://openalex.org/W2342813629"],"abstract_inverted_index":{"Die-stacked":[0],"(3D)":[1],"DRAM":[2,39,124,131,179,187],"is":[3,103,197,226],"a":[4,59,95,106,155,171,222],"promising":[5],"memory":[6,25,145],"architecture":[7],"to":[8,29,72,133,176,199],"satisfy":[9],"the":[10,42,79,120,142,201,209,254],"high":[11],"bandwidth":[12],"and":[13,35,98,115,137,234,243],"low":[14],"latency":[15],"needs":[16],"of":[17,45,83,88,122,144,216],"many":[18],"computing":[19],"systems.":[20],"However,":[21],"with":[22,257],"technology":[23],"scaling,":[24],"devices":[26],"are":[27,90,117,205,238],"expected":[28],"experience":[30],"significant":[31],"increase":[32],"in":[33,58,94,119],"single":[34,48,60,96,107],"multi-bit":[36,202],"errors.":[37],"3D":[38,84,123,164,178,217],"will":[40],"have":[41],"added":[43],"burden":[44],"protecting":[46],"against":[47,135],"through-silicon-via":[49],"(TSV)":[50],"failures,":[51],"which":[52],"translate":[53],"into":[54,162],"multiple":[55,66,130],"bit":[56],"errors":[57,181,203],"cache":[61,101,233],"line,":[62],"as":[63,65,112,182,184],"well":[64,183],"TSV":[67],"failures":[68,136],"that":[69,147,204],"may":[70],"lead":[71],"an":[73,99,191,229,231],"entire":[74,100],"channel":[75,97,219],"failure.":[76],"To":[77,213],"exploit":[78],"wide":[80],"interface":[81],"capability":[82],"DRAM,":[85],"large":[86],"chunks":[87],"data":[89,128],"laid":[91],"out":[92],"contiguously":[93],"line":[102],"sourced":[104],"from":[105],"channel.":[108],"Conventional":[109],"approaches":[110,251],"such":[111],"ECC":[113,174,224,232],"DIMM":[114],"chipkill-correct":[116],"inefficient":[118],"context":[121],"because":[125],"they":[126],"spread":[127],"across":[129],"layers":[132,146],"protect":[134],"also":[138],"place":[139],"restrictions":[140],"on":[141],"number":[143],"must":[148],"be":[149],"protected":[150],"together.":[151],"This":[152],"paper":[153],"proposes":[154],"two-level":[156],"error":[157],"correction":[158,194],"technique":[159],"while":[160],"taking":[161],"account":[163],"DRAM's":[165,218],"unique":[166],"organization.":[167],"First,":[168],"we":[169],"propose":[170],"new":[172],"symbol-based":[173],"layout":[175],"cover":[177],"specific":[180],"various":[185],"well-known":[186],"failure":[188],"modes.":[189],"Then,":[190],"XOR":[192],"based":[193,211],"code":[195],"(XCC)":[196],"used":[198,239],"correct":[200],"not":[206],"correctable":[207],"by":[208],"symbol":[210],"ECC.":[212],"take":[214],"advantage":[215],"level":[220],"parallelism,":[221],"permutation-based":[223],"placement":[225],"used.":[227],"As":[228],"optimization,":[230],"decoupled":[235],"XCC":[236],"update":[237],"for":[240],"improving":[241],"read":[242],"write":[244],"performance":[245,260],"without":[246],"compromising":[247],"reliability.":[248],"The":[249],"proposed":[250],"effectively":[252],"reduce":[253],"FIT":[255],"rate":[256],"almost":[258],"negligible":[259],"overhead.":[261]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}