{"id":"https://openalex.org/W2003272148","doi":"https://doi.org/10.1109/test.2014.7035296","title":"At-speed capture power reduction using layout-aware granular clock gate enable controls","display_name":"At-speed capture power reduction using layout-aware granular clock gate enable controls","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2003272148","doi":"https://doi.org/10.1109/test.2014.7035296","mag":"2003272148"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036159123","display_name":"R. Shaikh","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"R. Shaikh","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034122422","display_name":"Peter Wilson","orcid":"https://orcid.org/0000-0002-3611-0602"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"P. Wilson","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103217710","display_name":"Kshitiz Agarwal","orcid":"https://orcid.org/0009-0005-3115-7363"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"K. Agarwal","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040112499","display_name":"H. V. Sanjay","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"H. V. Sanjay","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101700485","display_name":"Rajesh Tiwari","orcid":"https://orcid.org/0000-0001-5391-3231"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"R. Tiwari","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036564107","display_name":"K. Lath","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"K. Lath","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101754188","display_name":"S. Ravi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S. Ravi","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5036159123"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.234,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78518182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7099127769470215},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7090522050857544},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7039971351623535},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6457380056381226},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5568347573280334},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5552183389663696},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5353496670722961},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5294696092605591},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5149224996566772},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46929270029067993},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46775150299072266},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4595862925052643},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4309608042240143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4008499085903168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38331663608551025},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2763690650463104},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27046799659729004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2308865785598755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.226898193359375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2085040807723999},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1788899302482605},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1478627622127533},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14667406678199768},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11806559562683105},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08158159255981445}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7099127769470215},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7090522050857544},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7039971351623535},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6457380056381226},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5568347573280334},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5552183389663696},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5353496670722961},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5294696092605591},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5149224996566772},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46929270029067993},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46775150299072266},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4595862925052643},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4309608042240143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4008499085903168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38331663608551025},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2763690650463104},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27046799659729004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2308865785598755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.226898193359375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2085040807723999},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1788899302482605},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1478627622127533},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14667406678199768},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11806559562683105},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08158159255981445},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1491971472","https://openalex.org/W1557977552","https://openalex.org/W1568407911","https://openalex.org/W1966348745","https://openalex.org/W1988813737","https://openalex.org/W2080510479","https://openalex.org/W2091472688","https://openalex.org/W2111045021","https://openalex.org/W2111569953","https://openalex.org/W2119691242","https://openalex.org/W2119854194","https://openalex.org/W2124082527","https://openalex.org/W2126872604","https://openalex.org/W2133640956","https://openalex.org/W2135615172","https://openalex.org/W2149280425","https://openalex.org/W2150448461","https://openalex.org/W2154781197","https://openalex.org/W2167036627","https://openalex.org/W2169734655","https://openalex.org/W3140553624","https://openalex.org/W6678171689","https://openalex.org/W6678897769","https://openalex.org/W6682599810"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W1972953980","https://openalex.org/W2003272148"],"abstract_inverted_index":{"Power":[0],"consumption":[1,129],"during":[2,130],"the":[3,29,41,49,61,66,73,91,112,148,170,200,207,234,238],"test":[4,102,138],"mode":[5,103],"of":[6,40,60,114,153,199,240],"circuit":[7,149],"operation":[8],"is":[9,124,133],"a":[10,137,241],"major":[11],"concern":[12],"for":[13,31],"scan":[14],"based":[15],"low":[16,216,243],"power":[17,37,56,63,67,92,117,128,202,217,244],"circuits.":[18],"While":[19],"there":[20],"are":[21,43],"multiple":[22],"DFT":[23,176,193,208],"and":[24,35,69,101,183,204],"ATPG":[25,156,214],"techniques":[26],"proposed":[27],"in":[28,45,48,65,90,120,147,197,210,237],"literature":[30],"addressing":[32],"both":[33],"shift":[34],"capture":[36,132],"reduction,":[38],"most":[39],"solutions":[42,80],"coarse-grained":[44],"nature":[46],"-":[47],"sense":[50],"that":[51],"they":[52],"attempt":[53],"to":[54,136,141,181,232],"reduce":[55],"while":[57],"being":[58,110],"agnostic":[59],"local":[62,74,86,201],"density":[64],"grid":[68],"its":[70],"impact":[71,222],"on":[72,223],"dynamic":[75,116],"IR":[76,87],"Drop.":[77],"Hence,":[78],"such":[79],"can":[81,178,192,213],"only":[82],"fortuitously":[83],"alleviate":[84],"any":[85,115],"drop":[88],"issues":[89],"grid,":[93],"especially":[94],"those":[95],"arising":[96],"from":[97,169],"differences":[98],"between":[99],"functional":[100],"use":[104],"case":[105],"scenarios.":[106],"With":[107],"clock":[108,145,166,188],"gating":[109],"at":[111,165],"root":[113],"reduction":[118],"solution":[119],"circuits":[121],"today,":[122],"it":[123],"not":[125],"surprising":[126],"that,":[127],"at-speed":[131,218],"strongly":[134],"tied":[135],"pattern's":[139],"ability":[140],"enable":[142,179,185],"or":[143,186],"disable":[144,187],"gates":[146,167],"(a":[150],"key":[151],"feature":[152],"all":[154],"commercial":[155],"tools":[157],"today).":[158],"In":[159],"this":[160],"paper,":[161],"our":[162],"work":[163],"looks":[164],"critically":[168],"following":[171],"problem":[172],"formulations":[173],"(i)":[174],"What":[175],"hooks":[177,194,209],"us":[180],"easily":[182],"selectively":[184],"gates?,":[189],"(ii)":[190],"how":[191,212],"be":[195],"chosen":[196],"awareness":[198],"density?,":[203],"(iii)":[205],"with":[206,220,251],"place,":[211],"generate":[215],"patterns":[219],"minimal":[221],"QoR":[224],"(coverage/pattern":[225],"count)?":[226],"We":[227],"share":[228],"production":[229],"solutions/methods":[230],"developed":[231],"tackle":[233],"aforementioned":[235],"problems":[236],"context":[239],"45nm":[242],"SoC":[245],"taped":[246],"out":[247],"last":[248],"year,":[249],"along":[250],"various":[252],"experimental":[253],"results.":[254]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}