{"id":"https://openalex.org/W2015184298","doi":"https://doi.org/10.1109/test.2014.7035294","title":"Achieving extreme scan compression for SoC Designs","display_name":"Achieving extreme scan compression for SoC Designs","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2015184298","doi":"https://doi.org/10.1109/test.2014.7035294","mag":"2015184298"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065896534","display_name":"P. Wohl","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Peter Wohl","raw_affiliation_strings":["Synopsys, Inc","Synopsys Inc.USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc","institution_ids":["https://openalex.org/I1335490905"]},{"raw_affiliation_string":"Synopsys Inc.USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062016144","display_name":"J.A. Waicukauski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"John A. Waicukauski","raw_affiliation_strings":["Synopsys, Inc","Synopsys Inc.USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc","institution_ids":["https://openalex.org/I1335490905"]},{"raw_affiliation_string":"Synopsys Inc.USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070673314","display_name":"J.E. Colburn","orcid":"https://orcid.org/0009-0007-2166-6281"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jonathon E. Colburn","raw_affiliation_strings":["NVIDIA Corp","[NVIDIA Corporation, USA]"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp","institution_ids":[]},{"raw_affiliation_string":"[NVIDIA Corporation, USA]","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113516558","display_name":"Milind Sonawane","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Milind Sonawane","raw_affiliation_strings":["NVIDIA Corp","[NVIDIA Corporation, USA]"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp","institution_ids":[]},{"raw_affiliation_string":"[NVIDIA Corporation, USA]","institution_ids":["https://openalex.org/I1304085615"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5065896534"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":3.0648,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.91209863,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7906051874160767},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7313194870948792},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5810343027114868},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.577537477016449},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.5470588207244873},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.530901312828064},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5160626769065857},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5035976767539978},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4657166004180908},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.45989400148391724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45481905341148376},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44884970784187317},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4386027455329895},{"id":"https://openalex.org/keywords/compression-ratio","display_name":"Compression ratio","score":0.42532944679260254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3996901512145996},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13688534498214722},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11748892068862915},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11328169703483582},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11232650279998779}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7906051874160767},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7313194870948792},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5810343027114868},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.577537477016449},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.5470588207244873},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.530901312828064},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5160626769065857},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5035976767539978},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4657166004180908},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.45989400148391724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45481905341148376},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44884970784187317},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4386027455329895},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.42532944679260254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3996901512145996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13688534498214722},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11748892068862915},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11328169703483582},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11232650279998779},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C511840579","wikidata":"https://www.wikidata.org/wiki/Q12757","display_name":"Internal combustion engine","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1968535406","https://openalex.org/W1975005917","https://openalex.org/W2031499833","https://openalex.org/W2048968819","https://openalex.org/W2068979182","https://openalex.org/W2097417935","https://openalex.org/W2110267158","https://openalex.org/W2112041422","https://openalex.org/W2114584148","https://openalex.org/W2130177743","https://openalex.org/W2131432014","https://openalex.org/W2134998505","https://openalex.org/W2140035276","https://openalex.org/W2152832634","https://openalex.org/W4210799017","https://openalex.org/W6682461079"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"High":[0],"volume":[1,102],"testing":[2],"of":[3,86,97],"complex":[4],"System":[5],"on":[6,75,109],"Chip":[7],"(SoC)":[8],"designs":[9],"at":[10],"reasonable":[11],"test":[12,16,19,33,81,100,107],"cost":[13],"requires":[14],"high":[15,44],"data":[17,46,101],"and":[18,42,54,77,83,103],"time":[20,108],"compression.":[21],"We":[22,62],"present":[23,63],"a":[24,31,43,64,95],"multilevel":[25],"scan":[26,52],"compression":[27,34],"architecture":[28],"that":[29,71],"combines":[30],"flexible":[32],"core":[35],"with":[36],"an":[37],"efficient":[38],"dynamic":[39],"broadcast":[40],"structure":[41],"speed":[45],"access":[47],"technique.":[48],"Full":[49],"X-tolerance,":[50],"power-aware":[51],"shift":[53],"diagnosis":[55],"are":[56],"supported":[57],"through":[58],"the":[59,68,73,87],"entire":[60],"architecture.":[61],"flow":[65],"for":[66],"assembling":[67],"various":[69],"components":[70],"limits":[72],"impact":[74],"area":[76],"timing":[78],"by":[79],"minimizing":[80],"signals":[82],"improving":[84],"modularity":[85],"inserted":[88],"design-for-test":[89],"(DFT)":[90],"structures.":[91],"These":[92],"techniques":[93],"provided":[94],"reduction":[96],"600x":[98],"in":[99,106],"over":[104],"2300x":[105],"large":[110],"Graphics":[111],"Processor":[112],"Units":[113],"(GPU)":[114],"designs.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}