{"id":"https://openalex.org/W2011616113","doi":"https://doi.org/10.1109/test.2014.7035292","title":"Efficient testing of hierarchical core-based SOCs","display_name":"Efficient testing of hierarchical core-based SOCs","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2011616113","doi":"https://doi.org/10.1109/test.2014.7035292","mag":"2011616113"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006214290","display_name":"Brion Keller","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Keller","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016355921","display_name":"Krishna Chakravadhanula","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakravadhanula","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110112053","display_name":"B. E. Foutz","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Foutz","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061006452","display_name":"Vivek Chickermane","orcid":"https://orcid.org/0000-0003-1232-470X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Chickermane","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012030397","display_name":"Atul Garg","orcid":"https://orcid.org/0000-0001-5853-3051"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I4210086299","display_name":"Noida International University","ror":"https://ror.org/001amd982","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210086299"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"A. Garg","raw_affiliation_strings":["Noida","Cadence Design Systems, Noida, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Noida","institution_ids":["https://openalex.org/I4210086299"]},{"raw_affiliation_string":"Cadence Design Systems, Noida, India#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032912656","display_name":"Randall M. Schoonover","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Schoonover","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057923372","display_name":"Jeremy Sage","orcid":"https://orcid.org/0000-0001-8180-0525"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Sage","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037560245","display_name":"D. Pearl","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Pearl","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079686891","display_name":"T.J. Snethen","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Snethen","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5006214290"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":2.4518,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.88770623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7482554912567139},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.617703378200531},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6170315742492676},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5720909237861633},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5632895231246948},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5364463925361633},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5299987196922302},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48938149213790894},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4593724012374878},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45790693163871765},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4450685381889343},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4388040006160736},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.403093159198761},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38531142473220825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14773699641227722},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.0669645369052887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7482554912567139},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.617703378200531},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6170315742492676},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5720909237861633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5632895231246948},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5364463925361633},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5299987196922302},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48938149213790894},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4593724012374878},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45790693163871765},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4450685381889343},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4388040006160736},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.403093159198761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38531142473220825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14773699641227722},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0669645369052887},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1590110141","https://openalex.org/W1592824829","https://openalex.org/W1863819993","https://openalex.org/W2048968819","https://openalex.org/W2050470996","https://openalex.org/W2063435983","https://openalex.org/W2118236186","https://openalex.org/W2118919916","https://openalex.org/W2120738260","https://openalex.org/W2130408546","https://openalex.org/W2134998505","https://openalex.org/W2139009001","https://openalex.org/W2149132218","https://openalex.org/W2475928831"],"related_works":["https://openalex.org/W2089540425","https://openalex.org/W4255057712","https://openalex.org/W4251458280","https://openalex.org/W2512412909","https://openalex.org/W1547865754","https://openalex.org/W2126398188","https://openalex.org/W2116570023","https://openalex.org/W1986949140","https://openalex.org/W4210605172","https://openalex.org/W4245707462"],"abstract_inverted_index":{"As":[0],"chip":[1,23,123],"design":[2],"sizes":[3],"continue":[4],"to":[5,31,43,62,112,118],"increase":[6],"and":[7,14,39,51,59,109],"they":[8],"contain":[9],"multiple":[10,69,89,136],"instances":[11,70,90],"of":[12,71,91,107,129],"large":[13],"small":[15],"cores,":[16],"there":[17],"is":[18,98],"a":[19,22,49,81,120],"need":[20],"for":[21,54,57,75,104],"test":[24],"architecture":[25,53,66,85],"that":[26],"allows":[27,67,87],"efficient":[28],"chip-level":[29],"tests":[30,56,103],"be":[32],"created":[33],"while":[34],"also":[35,86],"reducing":[36],"the":[37,45,63,72,76,113],"memory":[38],"CPU":[40],"time":[41],"needed":[42],"create":[44],"tests.":[46],"We":[47,115,126],"define":[48],"hierarchical":[50],"core-based":[52],"generating":[55,102],"cores":[58,93,105,137],"migrating":[60,110],"them":[61,111],"chip.":[64,114],"This":[65],"testing":[68,80,88],"same":[73,77],"core":[74],"cost":[78],"as":[79,94],"single":[82],"instance.":[83],"The":[84],"different":[92],"well.":[95],"Memory":[96],"use":[97],"kept":[99],"low":[100],"by":[101],"out":[106],"context":[108],"never":[116],"have":[117],"build":[119],"full":[121],"gate-level":[122],"ATPG":[124],"model.":[125],"show":[127],"results":[128],"pattern":[130],"count":[131],"reduction":[132],"possible":[133],"when":[134],"targeting":[135],"simultaneously.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}