{"id":"https://openalex.org/W2074316276","doi":"https://doi.org/10.1109/test.2013.6651931","title":"ATE test time reduction using asynchronous clock period","display_name":"ATE test time reduction using asynchronous clock period","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2074316276","doi":"https://doi.org/10.1109/test.2013.6651931","mag":"2074316276"},"language":"en","primary_location":{"id":"doi:10.1109/test.2013.6651931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2013.6651931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080722961","display_name":"Praveen Venkataramani","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Praveen Venkataramani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL","Dept. of Electr. & Comput. Eng, Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL","Dept. of Electr. & Comput. Eng, Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6757750511169434},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5467419028282166},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5451977252960205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5427331328392029},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5296112298965454},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5254536867141724},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4944000244140625},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.45848625898361206},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.43598830699920654},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.420244038105011},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.41946864128112793},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.41140180826187134},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.388388991355896},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.380169540643692},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3535284698009491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26708903908729553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19202688336372375},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14211684465408325},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10197687149047852}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6757750511169434},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5467419028282166},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5451977252960205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5427331328392029},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5296112298965454},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5254536867141724},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4944000244140625},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.45848625898361206},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.43598830699920654},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.420244038105011},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.41946864128112793},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.41140180826187134},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.388388991355896},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.380169540643692},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3535284698009491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26708903908729553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19202688336372375},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14211684465408325},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10197687149047852},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2013.6651931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2013.6651931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.374.9734","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.374.9734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/ITC13/itc13_v1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W43040088","https://openalex.org/W1496730449","https://openalex.org/W1595368737","https://openalex.org/W1792285489","https://openalex.org/W1963987929","https://openalex.org/W2000243905","https://openalex.org/W2028690601","https://openalex.org/W2040576605","https://openalex.org/W2065246737","https://openalex.org/W2074316276","https://openalex.org/W2085955574","https://openalex.org/W2089156740","https://openalex.org/W2090376908","https://openalex.org/W2100827158","https://openalex.org/W2112497021","https://openalex.org/W2115908547","https://openalex.org/W2116424179","https://openalex.org/W2116429369","https://openalex.org/W2120116751","https://openalex.org/W2120246395","https://openalex.org/W2123124971","https://openalex.org/W2126872604","https://openalex.org/W2134067926","https://openalex.org/W2146978563","https://openalex.org/W2154258156","https://openalex.org/W2154781197","https://openalex.org/W2158489063","https://openalex.org/W2168572717","https://openalex.org/W4254506919","https://openalex.org/W6601734473","https://openalex.org/W6671980997","https://openalex.org/W6678897769","https://openalex.org/W6682599810","https://openalex.org/W6683365909"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2337711143","https://openalex.org/W2137310043","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W4313332229","https://openalex.org/W2109769979","https://openalex.org/W2606047588","https://openalex.org/W4232628459","https://openalex.org/W2496870062"],"abstract_inverted_index":{"A":[0,96],"conventional":[1,138],"wafer":[2],"sort":[3],"test":[4,8,18,36,44,55,69,74,81,108,113,127,141,152,167,176,203,226,235,243],"on":[5,90,116],"an":[6,66,211,249],"automatic":[7],"equipment":[9],"(ATE)":[10],"uses":[11],"a":[12,33,145,205,216,225,229,246],"fixed":[13],"synchronous":[14,139,247],"clock":[15,37,56,68,78,126,140,151],"period.":[16],"Typical":[17],"cycles":[19,82,86],"may":[20,58],"produce":[21],"high":[22],"signal":[23],"activity":[24],"and":[25,92,111,224],"to":[26,71,171],"keep":[27],"the":[28,73,101,106,112,117,132,137,175,180,183,234,241],"power":[29,91,222],"dissipation":[30],"under":[31,218],"control,":[32],"relatively":[34],"slow":[35],"is":[38,109,120,154,199],"used.":[39,193],"This":[40],"results":[41,165],"in":[42,157],"long":[43],"times,":[45],"especially":[46],"for":[47,80,201,215],"large":[48],"scan":[49,202],"based":[50,89],"circuits.":[51,163],"Observing":[52],"that":[53,100,214,232],"each":[54],"cycle":[57],"consume":[59],"different":[60],"amount":[61],"of":[62,85,179,197,204],"power,":[63],"we":[64],"propose":[65],"asynchronous":[67,125,150,250],"methodology":[70,182],"reduce":[72],"time.":[75,236],"Smallest":[76],"customized":[77],"periods":[79],"or":[83,248],"sets":[84],"are":[87],"computed":[88],"critical":[93],"path":[94],"constraints.":[95],"theoretical":[97],"analysis":[98,238],"shows":[99],"total":[102],"energy":[103,130],"consumed":[104],"by":[105],"entire":[107],"invariant":[110],"time":[114,168,195],"depends":[115],"rate":[118],"it":[119,143],"dissipated":[121],"during":[122],"test.":[123],"An":[124,237],"dissipates":[128,142],"this":[129],"at":[131,144,187],"maximum":[133],"allowable":[134],"rate,":[135],"while":[136],"lower":[146],"average":[147],"rate.":[148],"The":[149,207],"method":[153],"first":[155],"implemented":[156],"simulation":[158],"using":[159],"several":[160],"ISCAS'89":[161],"benchmark":[162],"These":[164],"show":[166],"reductions":[169],"up":[170],"47%.":[172],"To":[173],"establish":[174],"programming":[177],"feasibility":[178],"new":[181],"Advantest":[184],"T2000GS":[185],"ATE":[186],"Auburn":[188],"University":[189],"Test":[190,194],"Lab":[191],"was":[192],"reduction":[196],"38%":[198],"demonstrated":[200],"circuit.":[206],"paper":[208],"ends":[209],"with":[210],"investigation":[212],"showing":[213],"circuit":[217],"test,":[219],"given":[220],"its":[221],"budget":[223],"there":[227],"exists":[228],"supply":[230],"voltage":[231],"minimizes":[233],"determines":[239],"whether":[240],"shortest":[242],"must":[244],"use":[245],"clock.":[251]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}