{"id":"https://openalex.org/W2035960619","doi":"https://doi.org/10.1109/test.2013.6651907","title":"Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study","display_name":"Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2035960619","doi":"https://doi.org/10.1109/test.2013.6651907","mag":"2035960619"},"language":"en","primary_location":{"id":"doi:10.1109/test.2013.6651907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2013.6651907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101989053","display_name":"Yanjing Li","orcid":"https://orcid.org/0000-0003-0124-0463"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yanjing Li","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016708751","display_name":"Eric Cheng","orcid":"https://orcid.org/0000-0001-8130-2550"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Cheng","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090928278","display_name":"Samy Makar","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samy Makar","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101989053"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":3.987,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.94176591,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.735662579536438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6599588394165039},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6241060495376587},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.560191810131073},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5204541683197021},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5198931694030762},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.515656590461731},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4944026470184326},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.45126795768737793},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4125872552394867},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3964363932609558},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2245190441608429},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21899086236953735},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2017841935157776},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10222429037094116}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.735662579536438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6599588394165039},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6241060495376587},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.560191810131073},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5204541683197021},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5198931694030762},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.515656590461731},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4944026470184326},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.45126795768737793},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4125872552394867},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3964363932609558},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2245190441608429},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21899086236953735},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2017841935157776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10222429037094116},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2013.6651907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2013.6651907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1563309336","https://openalex.org/W1702767802","https://openalex.org/W1972251590","https://openalex.org/W2020084912","https://openalex.org/W2025554908","https://openalex.org/W2027100339","https://openalex.org/W2035720033","https://openalex.org/W2035733208","https://openalex.org/W2045115736","https://openalex.org/W2045135226","https://openalex.org/W2066698193","https://openalex.org/W2067246568","https://openalex.org/W2077874318","https://openalex.org/W2078373832","https://openalex.org/W2079486027","https://openalex.org/W2081714388","https://openalex.org/W2083613288","https://openalex.org/W2099828501","https://openalex.org/W2100970777","https://openalex.org/W2104114347","https://openalex.org/W2111081435","https://openalex.org/W2114100940","https://openalex.org/W2117835845","https://openalex.org/W2122146819","https://openalex.org/W2122819799","https://openalex.org/W2125067970","https://openalex.org/W2125169487","https://openalex.org/W2126696437","https://openalex.org/W2129780639","https://openalex.org/W2131628455","https://openalex.org/W2134822007","https://openalex.org/W2139254411","https://openalex.org/W2141565132","https://openalex.org/W2143821614","https://openalex.org/W2144382742","https://openalex.org/W2146673261","https://openalex.org/W2147657366","https://openalex.org/W2150117262","https://openalex.org/W2156294156","https://openalex.org/W2157722621","https://openalex.org/W2159793853","https://openalex.org/W2163890539","https://openalex.org/W2164264749","https://openalex.org/W2164529645","https://openalex.org/W2169061104","https://openalex.org/W2169875292","https://openalex.org/W2170282806","https://openalex.org/W3117097129","https://openalex.org/W3176597131","https://openalex.org/W4233714602","https://openalex.org/W4237087767","https://openalex.org/W6677000279"],"related_works":["https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W2102525122","https://openalex.org/W4245282135","https://openalex.org/W4306316843","https://openalex.org/W2130594209","https://openalex.org/W2036953450","https://openalex.org/W4300955944","https://openalex.org/W2170004886","https://openalex.org/W2527822502"],"abstract_inverted_index":{"Self-repair":[0],"replaces/bypasses":[1],"faulty":[2,129,170,189],"components":[3,51,83,191],"in":[4,15,161,213],"a":[5,168,176,217],"system-on-chip":[6],"(SoC)":[7],"to":[8,47,78],"keep":[9],"the":[10,16,94,102,165,214],"system":[11],"functioning":[12],"correctly":[13],"even":[14],"presence":[17,166,215],"of":[18,49,64,81,98,126,167,186,201,211,216],"permanent":[19],"faults.":[20],"Such":[21],"faults":[22],"may":[23],"result":[24],"from":[25],"early-life":[26],"failures,":[27],"circuit":[28],"aging,":[29],"and":[30,33,40,57,89,96,138,230],"manufacturing":[31],"defects":[32],"variations.":[34],"Unlike":[35],"on-chip":[36],"memories,":[37],"processor":[38,109],"cores,":[39],"networks-on-chip,":[41],"little":[42],"attention":[43],"has":[44],"been":[45],"paid":[46],"self-repair":[48,80,125,209,221,228,236],"uncore":[50,82,130,171,190],"(e.g.,":[52,149],"cache":[53],"controllers,":[54,56],"memory":[55],"I/O":[58],"controllers)":[59],"that":[60,74,111],"occupy":[61],"significant":[62],"portions":[63],"multi-core":[65],"SoCs.":[66],"In":[67,142,164],"this":[68],"paper,":[69],"we":[70],"present":[71],"new":[72],"techniques":[73,122,146,154,183,206,222],"utilize":[75],"architectural":[76],"features":[77],"achieve":[79,207],"while":[84],"incurring":[85],"low":[86],"area,":[87],"power,":[88],"performance":[90,159,179],"costs.":[91,152,232],"We":[92],"demonstrate":[93],"effectiveness":[95],"practicality":[97],"our":[99],"techniques,":[100],"using":[101],"industrial":[103],"OpenSPARC":[104],"T2":[105],"SoC":[106],"with":[107,132,198,241],"8":[108],"cores":[110],"support":[112],"64":[113],"hardware":[114],"threads.":[115],"Our":[116,121,153,182,205,220],"key":[117],"results":[118],"are:":[119],"1.":[120],"enable":[123,224],"effective":[124],"any":[127,158,193],"single":[128,169,218],"component":[131],"7.5%":[133],"post-layout":[134,243],"chip-level":[135,244],"area":[136,151,195,231,245],"impact":[137,160],"3%":[139],"power":[140],"impact.":[141,180,246],"contrast,":[143],"existing":[144],"redundancy":[145],"impose":[147],"high":[148,208],"16%)":[150],"do":[155],"not":[156],"incur":[157],"fault-free":[162],"systems.":[163],"component,":[172],"there":[173],"can":[174,238],"be":[175,239],"5%":[177],"application":[178,202],"2.":[181],"are":[184],"capable":[185],"self-repairing":[187],"multiple":[188],"without":[192],"additional":[194],"impact,":[196],"but":[197],"graceful":[199],"degradation":[200],"performance.":[203],"3.":[204],"coverage":[210,229,237],"97.5%":[212],"fault.":[219],"also":[223],"flexible":[225],"tradeoffs":[226],"between":[227],"For":[233],"example,":[234],"75%":[235],"achieved":[240],"3.2%":[242]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}