{"id":"https://openalex.org/W2050367720","doi":"https://doi.org/10.1109/test.2012.6401590","title":"Automated system level functional test program generation on ATE from EDA using Functional Test Abstraction","display_name":"Automated system level functional test program generation on ATE from EDA using Functional Test Abstraction","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2050367720","doi":"https://doi.org/10.1109/test.2012.6401590","mag":"2050367720"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110096077","display_name":"Motoo Ueda","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Motoo Ueda","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100987443","display_name":"Shin-Ichi Ishikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shinichi Ishikawa","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071829092","display_name":"Masaru Goishi","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Masaru Goishi","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110054216","display_name":"S Kitagawa","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Satoru Kitagawa","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hiroshi Araki","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hiroshi Araki","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052542429","display_name":"Shuichi Inage","orcid":null},"institutions":[{"id":"https://openalex.org/I177844149","display_name":"Advantest (Singapore)","ror":"https://ror.org/04dyk5z88","country_code":"SG","type":"company","lineage":["https://openalex.org/I177844149","https://openalex.org/I4210103901"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shuichi Inage","raw_affiliation_strings":["ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation 336-1, Ohwa, Meiwa-machi, Ora-gun, Gunma 370-0718 Japan","institution_ids":["https://openalex.org/I177844149"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5110096077"],"corresponding_institution_ids":["https://openalex.org/I177844149"],"apc_list":null,"apc_paid":null,"fwci":0.5946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67694272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7376441955566406},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6129743456840515},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6025771498680115},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.538777768611908},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.5078075528144836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4903693199157715},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.465676486492157},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.41729235649108887},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34006601572036743},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33971190452575684},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3341076672077179},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3042449355125427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12452369928359985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7376441955566406},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6129743456840515},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6025771498680115},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.538777768611908},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.5078075528144836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4903693199157715},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.465676486492157},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.41729235649108887},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34006601572036743},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33971190452575684},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3341076672077179},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3042449355125427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12452369928359985},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1879748556","https://openalex.org/W1980483370","https://openalex.org/W2000155756","https://openalex.org/W2007992827","https://openalex.org/W2037933143","https://openalex.org/W2068404879","https://openalex.org/W2084032996","https://openalex.org/W2101943127","https://openalex.org/W2109894155","https://openalex.org/W2129009589","https://openalex.org/W2146136836","https://openalex.org/W2171989915","https://openalex.org/W2891182966","https://openalex.org/W3139871504","https://openalex.org/W4298334616"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2135756607","https://openalex.org/W4255789569","https://openalex.org/W2379784933","https://openalex.org/W2130564948","https://openalex.org/W2535719568","https://openalex.org/W1995589254","https://openalex.org/W2004066214","https://openalex.org/W2746408887"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"new":[3],"capability":[4],"on":[5,7],"System":[6],"a":[8,47],"Chip":[9],"(SoC)":[10],"ATE,":[11],"called":[12],"\"Functional":[13],"Test":[14],"Abstraction":[15],"(FTA)\",":[16],"which":[17,50],"allows":[18],"us":[19],"to":[20],"execute":[21],"an":[22],"automatically":[23],"generated":[24],"system":[25,32],"level":[26,33],"functional":[27],"test":[28,44],"program":[29],"from":[30],"the":[31,60],"design":[34],"verification":[35,40],"environment.":[36],"The":[37],"device":[38,42],"under":[39,43],"and":[41,56],"can":[45],"be":[46],"complex":[48],"SoC":[49],"has":[51],"multiple":[52,57],"logic":[53],"time":[54],"domains":[55],"interfaces":[58],"of":[59],"same":[61],"or":[62],"different":[63],"types.":[64]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}