{"id":"https://openalex.org/W2038668401","doi":"https://doi.org/10.1109/test.2012.6401579","title":"A built-in self-test scheme for 3D RAMs","display_name":"A built-in self-test scheme for 3D RAMs","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2038668401","doi":"https://doi.org/10.1109/test.2012.6401579","mag":"2038668401"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072406612","display_name":"Yun-Chao Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yun-Chao Yu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102112235","display_name":"Che-Wei Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Che-Wei Chou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020313070","display_name":"Chih-Yen Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yen Lo","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084103721","display_name":"Ding-Ming Kwai","orcid":"https://orcid.org/0000-0001-7769-7879"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Ming Kwai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113501237","display_name":"Yung-Fa Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Fa Chou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320#TAB#","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5072406612"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7401764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.768315315246582},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6266876459121704},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5270531177520752},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5263156890869141},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.5241387486457825},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5021517276763916},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.493533730506897},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48864299058914185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4456954002380371},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4379493296146393},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3964843451976776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3556627631187439},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35408052802085876},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3399662971496582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14259856939315796},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08886492252349854}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.768315315246582},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6266876459121704},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5270531177520752},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5263156890869141},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.5241387486457825},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5021517276763916},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.493533730506897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48864299058914185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4456954002380371},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4379493296146393},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3964843451976776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3556627631187439},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35408052802085876},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3399662971496582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14259856939315796},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08886492252349854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1900681996","https://openalex.org/W1963499756","https://openalex.org/W1972749955","https://openalex.org/W1985664729","https://openalex.org/W1992917870","https://openalex.org/W2012157249","https://openalex.org/W2013679798","https://openalex.org/W2027712195","https://openalex.org/W2042830732","https://openalex.org/W2047569150","https://openalex.org/W2068415199","https://openalex.org/W2078286038","https://openalex.org/W2090396476","https://openalex.org/W2100516830","https://openalex.org/W2102304175","https://openalex.org/W2106363998","https://openalex.org/W2107304970","https://openalex.org/W2113849526","https://openalex.org/W2116462433","https://openalex.org/W2118898957","https://openalex.org/W2123106302","https://openalex.org/W2125213532","https://openalex.org/W2126442659","https://openalex.org/W2139407027","https://openalex.org/W2142661102","https://openalex.org/W2142850400","https://openalex.org/W2150113875","https://openalex.org/W2156107436","https://openalex.org/W2161372970","https://openalex.org/W2169270029","https://openalex.org/W2546314618","https://openalex.org/W3139679949","https://openalex.org/W4239250096","https://openalex.org/W4242591497","https://openalex.org/W4243406756","https://openalex.org/W6643021738"],"related_works":["https://openalex.org/W2394143195","https://openalex.org/W2075985769","https://openalex.org/W2463482348","https://openalex.org/W1996478429","https://openalex.org/W2157130998","https://openalex.org/W2157122227","https://openalex.org/W2156809456","https://openalex.org/W1598002399","https://openalex.org/W2028613084","https://openalex.org/W2105858357"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"random":[2],"access":[3],"memory":[4,22],"(RAM)":[5],"using":[6,144],"through-silicon":[7],"vias":[8],"for":[9,34,86,134],"inter-die":[10,55],"interconnects":[11],"has":[12],"been":[13],"considered":[14],"as":[15],"a":[16,29,41,84,105,139],"new":[17],"approach":[18],"to":[19,48,61,77],"overcome":[20],"the":[21,38,51,63,70,74,79,96,100,117,121,131],"wall.":[23],"In":[24,37],"this":[25],"paper,":[26],"we":[27],"propose":[28],"built-in":[30],"self-test":[31],"(BIST)":[32],"scheme":[33,103],"3D":[35,106],"RAMs.":[36],"BIST":[39,64,71,102,122,132],"scheme,":[40],"clock-domain-crossing-aware":[42],"test":[43],"pattern":[44],"generator":[45],"is":[46,58,124,141],"proposed":[47,60,101],"cope":[49],"with":[50,108],"clock-domain-crossing":[52],"issue.":[53],"An":[54],"synchronization":[56],"mechanism":[57],"also":[59],"synchronize":[62],"circuits":[65],"in":[66,83,104,138],"different":[67],"dies.":[68,112],"Furthermore,":[69],"circuit":[72,123,133],"provides":[73],"high-programmability":[75],"feature":[76],"support":[78,92],"selection":[80],"of":[81,120,130],"RAMs":[82,137],"die":[85,140],"testing":[87],"such":[88],"that":[89,116],"it":[90],"can":[91],"thermal":[93],"management":[94],"during":[95],"test.":[97],"We":[98],"design":[99],"IC":[107],"processor":[109],"and":[110],"RAM":[111],"Experimental":[113],"results":[114],"show":[115],"area":[118,128],"cost":[119],"very":[125],"small.":[126],"The":[127],"overhead":[129],"four":[135],"8192\u00d764-bit":[136],"only":[142],"0.45%":[143],"TSMC":[145],"90nm":[146],"1P9M":[147],"CMOS":[148],"process":[149],"technology.":[150]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}