{"id":"https://openalex.org/W1978918547","doi":"https://doi.org/10.1109/test.2012.6401570","title":"Capacitive sensing testability in complex memory devices","display_name":"Capacitive sensing testability in complex memory devices","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1978918547","doi":"https://doi.org/10.1109/test.2012.6401570","mag":"1978918547"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074637494","display_name":"Kenneth P. Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kenneth P. Parker","raw_affiliation_strings":["Agilent Technologies Inc.,, Colorado, USA","Agilent Technologies Inc. Loveland, Colorado, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Agilent Technologies Inc.,, Colorado, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"Agilent Technologies Inc. Loveland, Colorado, USA#TAB#","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074637494"],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71931797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.601837158203125},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5788876414299011},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5107688903808594},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4634563624858856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45243528485298157},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.44838547706604004},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.4468899965286255},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4305424690246582},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.42664000391960144},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4070173501968384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3710242509841919},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3437133729457855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26622092723846436},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.25078877806663513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08102628588676453}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.601837158203125},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5788876414299011},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5107688903808594},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4634563624858856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45243528485298157},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.44838547706604004},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.4468899965286255},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4305424690246582},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.42664000391960144},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4070173501968384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3710242509841919},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3437133729457855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26622092723846436},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.25078877806663513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08102628588676453},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1502837022","https://openalex.org/W2028504835","https://openalex.org/W2094809627","https://openalex.org/W2106555816","https://openalex.org/W2151468369","https://openalex.org/W4248451031"],"related_works":["https://openalex.org/W1697439211","https://openalex.org/W1880676300","https://openalex.org/W2082292320","https://openalex.org/W2143856002","https://openalex.org/W1990737031","https://openalex.org/W1978918547","https://openalex.org/W1999152093","https://openalex.org/W1583437861","https://openalex.org/W2017620580","https://openalex.org/W2081580265"],"abstract_inverted_index":{"Printed":[0],"circuit":[1],"boards":[2],"(PCB)":[3],"with":[4,89],"soldered-down":[5],"arrays":[6,52],"of":[7,19,66,109,117],"advanced":[8],"memory":[9,29,33,50,58,104,121],"devices":[10,59,105],"are":[11,36,53,60],"growing":[12],"more":[13],"common":[14],"and":[15,39,112],"present":[16],"a":[17,94,137],"class":[18],"difficult":[20],"testing":[21],"problems":[22],"to":[23,79,103,131],"PCB":[24],"manufacturing.":[25],"With":[26],"the":[27,67,73,81,110,115,118,120],"large":[28],"capacities":[30],"now":[31],"available,":[32],"expansion":[34],"connectors":[35],"less":[37],"necessary,":[38],"many":[40],"products":[41],"have":[42],"reduced":[43],"form":[44],"factors":[45],"(thinness)":[46],"that":[47,84,98],"means":[48,126],"upright":[49],"DIMM":[51],"being":[54],"phased":[55],"out.":[56],"When":[57],"soldered":[61],"down,":[62],"they":[63],"become":[64],"part":[65],"board":[68],"test":[69,80],"problem,":[70],"where":[71],"in":[72,134],"past":[74],"it":[75],"was":[76],"only":[77,113],"necessary":[78],"empty":[82],"sockets":[83],"would":[85],"later":[86],"be":[87,100,129],"populated":[88],"memory.":[90],"This":[91,125],"paper":[92],"discusses":[93],"Design-for-Test":[95],"(DFT)":[96],"technology":[97],"can":[99,128],"easily":[101],"applied":[102],"which":[106],"is":[107,122],"independent":[108],"silicon,":[111],"impacts":[114],"design":[116,140],"package":[119],"placed":[123],"within.":[124],"DFT":[127],"retrofitted":[130],"memories":[132],"already":[133],"production":[135],"without":[136],"costly":[138],"silicon":[139],"change.":[141]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}