{"id":"https://openalex.org/W2056969337","doi":"https://doi.org/10.1109/test.2012.6401569","title":"DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks","display_name":"DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2056969337","doi":"https://doi.org/10.1109/test.2012.6401569","mag":"2056969337"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090151761","display_name":"Sergej Deutsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089203","display_name":"Cadence Design Systems (Germany)","ror":"https://ror.org/00d9ep044","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210089203","https://openalex.org/I66217453"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"Sergej Deutsch","raw_affiliation_strings":["Cadence Design Systems, Munich, Germany","Cadence Design Systems Munich, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Munich, Germany","institution_ids":["https://openalex.org/I4210089203"]},{"raw_affiliation_string":"Cadence Design Systems Munich, Germany#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006214290","display_name":"Brion Keller","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brion Keller","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061006452","display_name":"Vivek Chickermane","orcid":"https://orcid.org/0000-0003-1232-470X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Chickermane","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109158893","display_name":"Subhasish Mukherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Subhasish Mukherjee","raw_affiliation_strings":["Cadence Design Systems, Noida, India","Cadence Design Systems, Noida, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Noida, India","institution_ids":["https://openalex.org/I4210111610"]},{"raw_affiliation_string":"Cadence Design Systems, Noida, India#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010783552","display_name":"Navdeep Sood","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Navdeep Sood","raw_affiliation_strings":["Cadence Design Systems, Noida, India","Cadence Design Systems, Noida, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Noida, India","institution_ids":["https://openalex.org/I4210111610"]},{"raw_affiliation_string":"Cadence Design Systems, Noida, India#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026985039","display_name":"Sandeep Goel","orcid":"https://orcid.org/0000-0002-0911-8975"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Kumar Goel","raw_affiliation_strings":["TSMC, San Jose, CA, USA","TSMC, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"TSMC, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063980328","display_name":"Ji-Jan Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Ji-Jan Chen","raw_affiliation_strings":["TSMC HsinChu, Taiwan","[TSMC, HsinChu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"TSMC HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"[TSMC, HsinChu, Taiwan]","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045180151","display_name":"Ashok Mehta","orcid":"https://orcid.org/0000-0003-1587-343X"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashok Mehta","raw_affiliation_strings":["TSMC, San Jose, CA, USA","TSMC, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"TSMC, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044435315","display_name":"Frank Lee","orcid":"https://orcid.org/0000-0001-8169-3440"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Frank Lee","raw_affiliation_strings":["TSMC HsinChu, Taiwan","[TSMC, HsinChu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"TSMC HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"[TSMC, HsinChu, Taiwan]","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["IMEC, Kapeldreef 75, B-3001 Leuven, Belgium","Imec, Kapeldreef 75, B\u20103001 Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Imec, Kapeldreef 75, B\u20103001 Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5090151761"],"corresponding_institution_ids":["https://openalex.org/I4210089203","https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":4.4191,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.94794154,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7024580836296082},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5903643369674683},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5093258619308472},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.44817131757736206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4207801818847656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41160207986831665},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4101142883300781},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.393002986907959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37688109278678894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28435176610946655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2562401294708252},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19728252291679382},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15327146649360657},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14764422178268433},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08329445123672485}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7024580836296082},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5903643369674683},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5093258619308472},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.44817131757736206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4207801818847656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41160207986831665},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4101142883300781},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.393002986907959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37688109278678894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28435176610946655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2562401294708252},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19728252291679382},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15327146649360657},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14764422178268433},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08329445123672485},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W128123307","https://openalex.org/W1874606348","https://openalex.org/W1971322722","https://openalex.org/W2002645608","https://openalex.org/W2042947574","https://openalex.org/W2046694142","https://openalex.org/W2052347136","https://openalex.org/W2057259846","https://openalex.org/W2070914725","https://openalex.org/W2090396476","https://openalex.org/W2100516830","https://openalex.org/W2106514741","https://openalex.org/W2118898957","https://openalex.org/W2132155220","https://openalex.org/W2137893918","https://openalex.org/W2144149750","https://openalex.org/W2149593163","https://openalex.org/W2154133941","https://openalex.org/W2158807997","https://openalex.org/W2162342991","https://openalex.org/W2163570733","https://openalex.org/W2163755032","https://openalex.org/W2185926888","https://openalex.org/W2499565042","https://openalex.org/W3139679949","https://openalex.org/W4239250096","https://openalex.org/W4248451031","https://openalex.org/W4253600620","https://openalex.org/W4285719527","https://openalex.org/W6605234255"],"related_works":["https://openalex.org/W2135100917","https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W3088373974","https://openalex.org/W2806771822"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"die":[2,37],"stacking":[3],"is":[4,131,142,180],"an":[5,160],"emerging":[6],"integration":[7],"technology":[8],"which":[9,80],"brings":[10],"benefits":[11],"with":[12,113,174],"respect":[13],"to":[14,62,144],"heterogeneous":[15],"integration,":[16],"inter-die":[17],"interconnect":[18,177],"density,":[19],"performance,":[20],"and":[21,24,27,44,100,147,163],"energy":[22],"efficiency,":[23],"component":[25],"size":[26],"yield.":[28],"In":[29,95],"the":[30,55,63,82,92,102,114,119,128,166,171],"past,":[31],"we":[32,98],"have":[33,153],"described,":[34],"for":[35,71,106],"logic-on-logic":[36],"stacks,":[38],"a":[39,69],"3D":[40,57,103],"DfT":[41,104,157],"(Design-for-Test)":[42],"architecture":[43],"corresponding":[45],"automation,":[46],"based":[47],"on":[48,123,159],"die-level":[49],"wrappers.":[50],"Memory-on-logic":[51],"stacks":[52],"are":[53],"among":[54],"first":[56],"products":[58],"that":[59,165],"will":[60],"come":[61],"market.":[64],"Recently,":[65],"JEDEC":[66,175],"has":[67],"released":[68],"standard":[70,86],"stackable":[72],"Wide-I/O":[73,120,176],"Mobile":[74],"DRAMs":[75],"(Dynamic":[76],"Random":[77],"Access":[78],"Memories)":[79],"specifies":[81],"logic-memory":[83,129],"interface.":[84],"The":[85],"includes":[87],"boundary":[88,115],"scan":[89,116],"features":[90,117],"in":[91,111,118],"DRAM":[93],"memories.":[94],"this":[96],"paper,":[97],"leverage":[99],"extend":[101],"wrapper":[105,173],"logic":[107],"dies,":[108],"such":[109],"that,":[110],"conjunction":[112],"DRAM(s)":[121],"stacked":[122],"top":[124],"of":[125,170],"it,":[126],"testing":[127],"interconnects":[130],"enabled.":[132],"A":[133],"dedicated":[134,149],"Interconnect":[135],"ATPG":[136],"(Automatic":[137],"Test":[138],"Pattern":[139],"Generation)":[140],"algorithm":[141],"used":[143],"deliver":[145],"effective":[146],"efficient":[148],"test":[150,178],"patterns.":[151],"We":[152],"verified":[154],"our":[155],"proposed":[156],"extension":[158],"industrial":[161],"design":[162],"shown":[164],"silicon":[167],"area":[168],"cost":[169],"extended":[172],"support":[179],"negligible.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}