{"id":"https://openalex.org/W2041508134","doi":"https://doi.org/10.1109/test.2012.6401565","title":"On modeling faults in FinFET logic circuits","display_name":"On modeling faults in FinFET logic circuits","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2041508134","doi":"https://doi.org/10.1109/test.2012.6401565","mag":"2041508134"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100602638","display_name":"Yuxi Liu","orcid":"https://orcid.org/0000-0002-9553-6566"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuxi Liu","raw_affiliation_strings":["CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"affiliations":[{"raw_affiliation_string":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"affiliations":[{"raw_affiliation_string":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"CUhk REliable computing laboratory (CURE), Department of Computer Science & Engineering The Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100602638"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":2.7005,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.90609434,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6350961923599243},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6325982809066772},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.618762195110321},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.5885455012321472},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5694626569747925},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5557900667190552},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5346483588218689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5318968296051025},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5012023448944092},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4229067862033844},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4135338068008423},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3295212984085083},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3039954900741577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2702588140964508},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2659115791320801},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1970607340335846},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0703037679195404}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6350961923599243},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6325982809066772},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.618762195110321},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.5885455012321472},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5694626569747925},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5557900667190552},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5346483588218689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5318968296051025},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5012023448944092},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4229067862033844},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4135338068008423},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3295212984085083},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3039954900741577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2702588140964508},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2659115791320801},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1970607340335846},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0703037679195404},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1590842594","https://openalex.org/W1637395447","https://openalex.org/W2069345435","https://openalex.org/W2103657905","https://openalex.org/W2105874609","https://openalex.org/W2108159395","https://openalex.org/W2124196450","https://openalex.org/W2142030290","https://openalex.org/W2142796540","https://openalex.org/W2156747864","https://openalex.org/W2163598532","https://openalex.org/W2536886358","https://openalex.org/W3147973210"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W2766377030","https://openalex.org/W1987454796","https://openalex.org/W1985308002"],"abstract_inverted_index":{"FinFET":[0,46,58],"transistor":[1,11],"has":[2],"much":[3],"better":[4],"short-channel":[5],"characteristics":[6],"than":[7],"traditional":[8],"planar":[9,29],"CMOS":[10],"and":[12,61,88],"will":[13],"be":[14,76,94],"widely":[15],"used":[16],"in":[17,45,57],"next":[18],"generation":[19],"technology.":[20],"Due":[21],"to":[22,34,42,93,96],"its":[23],"significant":[24],"structural":[25],"difference":[26],"from":[27],"conventional":[28],"devices,":[30],"it":[31],"is":[32],"essential":[33],"revisit":[35],"whether":[36],"existing":[37,79],"fault":[38,80],"models":[39],"are":[40],"applicable":[41],"detect":[43],"faults":[44],"logic":[47,59],"gates.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"study":[53,68],"some":[54],"unique":[55],"defects":[56,74],"circuits":[60],"simulate":[62],"their":[63],"faulty":[64],"behavior.":[65],"Our":[66],"simulation":[67],"shows":[69],"that":[70],"most":[71],"of":[72],"the":[73],"can":[75],"covered":[77],"with":[78],"models,":[81],"but":[82],"they":[83],"vary":[84],"under":[85],"different":[86],"cases":[87],"test":[89],"strategies":[90],"may":[91],"need":[92],"augmented":[95],"target":[97],"them.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}