{"id":"https://openalex.org/W1965393465","doi":"https://doi.org/10.1109/test.2012.6401555","title":"Modeling, verification and pattern generation for reconfigurable scan networks","display_name":"Modeling, verification and pattern generation for reconfigurable scan networks","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1965393465","doi":"https://doi.org/10.1109/test.2012.6401555","mag":"1965393465"},"language":"en","primary_location":{"id":"doi:10.1109/test.2012.6401555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068678852","display_name":"Rafa\u0142 Baranowski","orcid":"https://orcid.org/0000-0002-3837-8194"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Rafal Baranowski","raw_affiliation_strings":["ITI, University of Stuttgart, Stuttgart, Germany","ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"ITI, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["ITI, University of Stuttgart, Stuttgart, Germany","ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"ITI, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["ITI, University of Stuttgart, Stuttgart, Germany","ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"ITI, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"ITI, University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068678852"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":2.6105,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.89226157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8218104243278503},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5953388810157776},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.573887825012207},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.54163658618927},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5140508413314819},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.4360792934894562},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.43229392170906067},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4107149839401245},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.40579110383987427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3802940547466278},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36874860525131226},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3425122797489166},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3048173487186432},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2404395043849945},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.0994730293750763}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8218104243278503},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5953388810157776},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.573887825012207},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.54163658618927},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5140508413314819},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.4360792934894562},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.43229392170906067},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4107149839401245},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.40579110383987427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3802940547466278},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36874860525131226},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3425122797489166},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3048173487186432},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2404395043849945},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.0994730293750763},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2012.6401555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2012.6401555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W7158885","https://openalex.org/W960082317","https://openalex.org/W1488633718","https://openalex.org/W1518705996","https://openalex.org/W1915664158","https://openalex.org/W2004437077","https://openalex.org/W2067714421","https://openalex.org/W2082400508","https://openalex.org/W2105101572","https://openalex.org/W2115844929","https://openalex.org/W2120890300","https://openalex.org/W2122146819","https://openalex.org/W2123172689","https://openalex.org/W2135660490","https://openalex.org/W2139027747","https://openalex.org/W2143586611","https://openalex.org/W2149681958","https://openalex.org/W2151243068","https://openalex.org/W2151754096","https://openalex.org/W2152533296","https://openalex.org/W2170533364","https://openalex.org/W2171473927","https://openalex.org/W3149373195","https://openalex.org/W4253498349","https://openalex.org/W4254377473","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W1974621628","https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2019500818","https://openalex.org/W2073042086","https://openalex.org/W2143881398","https://openalex.org/W2092894550"],"abstract_inverted_index":{"Reconfigurable":[0],"scan":[1,21,46,56,107,126,180],"architectures":[2],"allow":[3],"flexible":[4],"integration":[5,43],"and":[6,26,30,63,79,109,149,154],"efficient":[7,169],"access":[8,91,114],"to":[9,69,90,101,110,159,172],"infrastructure":[10],"in":[11,83],"SoCs,":[12],"e.g.":[13],"for":[14,55,122],"test,":[15],"diagnosis,":[16],"repair":[17],"or":[18,85],"debug.":[19],"Such":[20],"networks":[22,47],"are":[23,66],"often":[24],"hierarchical":[25],"have":[27],"complex":[28,84],"structural":[29,61,148],"functional":[31,64,150],"dependencies.":[32,151],"For":[33],"instance,":[34],"the":[35,103,112,166,175],"IEEE":[36],"P1687":[37],"proposal,":[38],"known":[39],"as":[40,128,130],"IJTAG,":[41],"allows":[42],"of":[44,73,76,105,124,135,147,168,178],"multiplexed":[45],"with":[48],"arbitrary":[49],"internal":[50],"control":[51],"signals.":[52],"Common":[53],"approaches":[54],"verification":[57,123,153],"based":[58,142],"on":[59,143],"static":[60],"analysis":[62],"simulation":[65],"not":[67],"sufficient":[68],"ensure":[70],"correct":[71],"operation":[72],"these":[74],"types":[75],"architectures.":[77],"Hierarchy":[78],"flexibility":[80],"may":[81],"result":[82],"even":[86],"contradicting":[87],"configuration":[88],"requirements":[89],"single":[92],"elements.":[93],"Sequential":[94],"logic":[95],"justification":[96],"is":[97,141,157],"therefore":[98],"mandatory":[99],"both":[100],"verify":[102],"validity":[104],"a":[106,119,144,160],"network,":[108],"generate":[111],"required":[113,136],"sequences.":[115],"This":[116],"work":[117],"presents":[118],"formal":[120,145],"method":[121,140],"reconfigurable":[125],"architectures,":[127],"well":[129],"pattern":[131,155],"retargeting,":[132],"i.e.":[133],"generation":[134],"scan-in":[137],"data.":[138],"The":[139],"model":[146],"Network":[152],"retargeting":[156],"mapped":[158],"Boolean":[161],"satisfiability":[162],"problem,":[163],"which":[164],"enables":[165],"use":[167],"SAT":[170],"solvers":[171],"exhaustively":[173],"explore":[174],"search":[176],"space":[177],"valid":[179],"configurations.":[181]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}