{"id":"https://openalex.org/W1995552945","doi":"https://doi.org/10.1109/test.2011.6139193","title":"Challenges and best practices in advanced silicon debug","display_name":"Challenges and best practices in advanced silicon debug","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W1995552945","doi":"https://doi.org/10.1109/test.2011.6139193","mag":"1995552945"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139193","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014389194","display_name":"Jing Zeng","orcid":"https://orcid.org/0000-0001-5970-7172"},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jing Zeng","raw_affiliation_strings":["MediaTek","MEDIATEK"],"affiliations":[{"raw_affiliation_string":"MediaTek","institution_ids":["https://openalex.org/I173632517"]},{"raw_affiliation_string":"MEDIATEK","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5014389194"],"corresponding_institution_ids":["https://openalex.org/I173632517"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07177627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9012755155563354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6790664792060852},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.6760823726654053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6328480243682861},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.532256543636322},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5227378010749817},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4739016592502594},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4541080594062805},{"id":"https://openalex.org/keywords/test-strategy","display_name":"Test strategy","score":0.4270779490470886},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.4218827784061432},{"id":"https://openalex.org/keywords/root-cause","display_name":"Root cause","score":0.4197657108306885},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.41583284735679626},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4127190113067627},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22751054167747498},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2262668013572693},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20852908492088318},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.17992451786994934},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11598789691925049}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9012755155563354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6790664792060852},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.6760823726654053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6328480243682861},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.532256543636322},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5227378010749817},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4739016592502594},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4541080594062805},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.4270779490470886},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.4218827784061432},{"id":"https://openalex.org/C84945661","wikidata":"https://www.wikidata.org/wiki/Q7366567","display_name":"Root cause","level":2,"score":0.4197657108306885},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.41583284735679626},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4127190113067627},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22751054167747498},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2262668013572693},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20852908492088318},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.17992451786994934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11598789691925049},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139193","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W311918050","https://openalex.org/W4245311057","https://openalex.org/W2543176856","https://openalex.org/W2550015578","https://openalex.org/W1581610324","https://openalex.org/W3088373974","https://openalex.org/W2129124567","https://openalex.org/W2053311960","https://openalex.org/W2801332551","https://openalex.org/W2896180301"],"abstract_inverted_index":{"Which":[0],"is":[1,119,130,178],"better":[2],"for":[3,9,45,53,91,126],"the":[4,34,74,89,144,152,170,174,219,260],"debug":[5,128,165,257,273,281],"of":[6,33,73,106,137,155,169,176,249,254,269],"root":[7],"causes":[8],"post-silicon":[10,94],"issues":[11,52,211],"with":[12],"functionality,":[13,47],"performance,":[14],"or":[15,23,38,57,103,187,191],"power:":[16],"functional":[17,61],"test":[18,146,184,279],"on":[19],"ATE,":[20],"system-level":[21],"test,":[22],"structural":[24],"test?":[25],"The":[26,60,242],"panel":[27,243],"will":[28,244],"discuss":[29],"pros":[30],"and":[31,49,69,129,143,227,247,252,262,277,280],"cons":[32],"different":[35,104],"approaches.":[36],"Functional":[37],"system":[39,223],"tests":[40,99,122,160,226],"have":[41],"traditionally":[42],"been":[43],"used":[44,125,199],"debugging":[46],"performance":[48,55,127,206],"power":[50,209,220,240],"related":[51,210],"high":[54],"microprocessors":[56],"complex":[58,215],"Systems-on-Chip.":[59],"approach":[62],"can":[63,108,123,161,182,196,202,212],"be":[64,78,124,162,198,213],"expensive":[65],"in":[66,70,140,271,274],"infrastructure":[67,75],"investment":[68],"resources.":[71],"Much":[72],"may":[76,85],"not":[77,86,114],"usable":[79],"from":[80],"product":[81],"to":[82,132,151,164,258],"product.":[83],"Results":[84],"provide":[87,109,234],"all":[88],"information":[90,168],"an":[92],"effective":[93],"design":[95,118,142],"optimization":[96],"strategy.":[97],"Structural":[98],"such":[100],"as":[101,166,282,284],"scan":[102,159,181,197],"forms":[105],"BIST":[107],"greater":[110],"coverage,":[111],"but":[112],"does":[113],"know":[115],"if":[116,200],"a":[117,141,204,214,235],"correct.":[120],"Scan-based":[121],"easier":[131,163],"automate.":[133],"Scan":[134],"takes":[135],"advantage":[136],"existing":[138],"architectures":[139],"automated":[145],"pattern":[147],"generation":[148],"process.":[149],"Due":[150],"limited":[153],"number":[154],"at-speed":[156],"capture":[157],"cycles,":[158],"more":[167],"chip":[171],"behavior":[172],"at":[173],"point":[175],"failure":[177],"available.":[179,265],"However,":[180],"also":[183],"non-functional":[185],"paths":[186],"easily":[188],"generate":[189],"over-kill":[190],"over":[192],"stress":[193],"conditions.":[194],"How":[195],"it":[201],"cause":[203],"false":[205],"issue?":[207],"Diagnosing":[208],"problem.":[216],"Besides":[217],"characterizing":[218],"consumption":[221],"during":[222],"testing,":[224],"parametric":[225],"test-structure":[228],"assisted":[229],"test-based":[230],"learning":[231],"often":[232],"could":[233],"quick":[236],"read":[237],"into":[238],"potential":[239],"issues.":[241],"analyze":[245],"pro's":[246],"con's":[248],"various":[250],"types":[251],"combinations":[253],"advance":[255],"silicon":[256],"highlight":[259],"challenges":[261],"best":[263],"practices":[264],"Panelists":[266],"represent":[267],"years":[268],"experience":[270],"Silicon":[272],"Chip,":[275],"Board,":[276],"System":[278],"well":[283],"EDA.":[285]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}