{"id":"https://openalex.org/W2066421651","doi":"https://doi.org/10.1109/test.2011.6139168","title":"Test access and the testability features of the Poulson multi-core Intel Itanium® processor","display_name":"Test access and the testability features of the Poulson multi-core Intel Itanium® processor","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2066421651","doi":"https://doi.org/10.1109/test.2011.6139168","mag":"2066421651"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076509379","display_name":"D.K. Bhavsar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"Dilip K. Bhavsar","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049035809","display_name":"Steve J. Poehlman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Steve J. Poehlman","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076509379"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66097165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.704433798789978},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5554025173187256},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.46426132321357727},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4255945086479187},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.41934603452682495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3669399321079254},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11588221788406372},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09177431464195251}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.704433798789978},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5554025173187256},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.46426132321357727},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4255945086479187},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.41934603452682495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3669399321079254},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11588221788406372},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09177431464195251},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1528872186","https://openalex.org/W2028504835","https://openalex.org/W2102443485","https://openalex.org/W2105404019","https://openalex.org/W2130183347","https://openalex.org/W2133218998","https://openalex.org/W2139642492","https://openalex.org/W2141425839","https://openalex.org/W2142409304","https://openalex.org/W2145314233","https://openalex.org/W2163417450","https://openalex.org/W2166852310","https://openalex.org/W3140945568","https://openalex.org/W4231486519","https://openalex.org/W4243410671","https://openalex.org/W6675270929","https://openalex.org/W6679990985"],"related_works":["https://openalex.org/W2393524141","https://openalex.org/W2365130684","https://openalex.org/W2370255574","https://openalex.org/W2169676947","https://openalex.org/W2906367154","https://openalex.org/W2106502108","https://openalex.org/W2783560053","https://openalex.org/W2098899017","https://openalex.org/W2381807899","https://openalex.org/W2382598150"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,10,36,39],"\u201ct-Ring\u201d":[4],"based":[5],"DFX":[6],"access":[7,47,52],"architecture":[8,20,40],"and":[9,32,44,64],"testability":[11],"features":[12],"of":[13,25,38,56],"Intel's":[14],"latest":[15],"multi-core":[16,28],"Itanium\u00ae":[17],"processor.":[18],"The":[19],"solves":[21],"many":[22],"common":[23],"challenges":[24],"testing":[26],"a":[27,42,54],"CPU":[29],"using":[30],"distinctive":[31],"innovative":[33],"solutions.":[34],"At":[35],"core":[37],"is":[41],"hierarchical":[43],"scalable":[45],"test":[46,63],"mechanism":[48],"design":[49],"providing":[50],"flexible":[51],"for":[53],"variety":[55],"use":[57],"models":[58],"in":[59],"high":[60],"volume":[61],"manufacturing":[62],"debug":[65],"platforms.":[66]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}