{"id":"https://openalex.org/W2081065588","doi":"https://doi.org/10.1109/test.2011.6139165","title":"Adaptive parametric BIST of high-speed parallel I/Os via standard boundary scan","display_name":"Adaptive parametric BIST of high-speed parallel I/Os via standard boundary scan","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2081065588","doi":"https://doi.org/10.1109/test.2011.6139165","mag":"2081065588"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063906167","display_name":"Stephen Sunter","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Stephen Sunter","raw_affiliation_strings":["Mentor Graphics, Ottawa, Canada","Mentor Graphics, Ottawa Canada"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Ottawa, Canada","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics, Ottawa Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088922029","display_name":"Aubin Roy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aubin Roy","raw_affiliation_strings":["Mentor Graphics, Ottawa, Canada","Mentor Graphics, Ottawa Canada"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Ottawa, Canada","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics, Ottawa Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063906167"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56180204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"57","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6608870029449463},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6402339935302734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5612525939941406},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5612362027168274},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5551495552062988},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4390200674533844},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.41265010833740234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39551490545272827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34817707538604736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29889172315597534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23706138134002686},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15222632884979248},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14820629358291626}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6608870029449463},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6402339935302734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5612525939941406},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5612362027168274},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5551495552062988},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4390200674533844},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.41265010833740234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39551490545272827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34817707538604736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29889172315597534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23706138134002686},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15222632884979248},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14820629358291626},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1930127001","https://openalex.org/W2028504835","https://openalex.org/W2099865714","https://openalex.org/W2108435403","https://openalex.org/W2129170667","https://openalex.org/W2132592332","https://openalex.org/W2136657726","https://openalex.org/W2147078733","https://openalex.org/W2160994299","https://openalex.org/W2162231736","https://openalex.org/W2162539355","https://openalex.org/W4231486519","https://openalex.org/W6681455977"],"related_works":["https://openalex.org/W2159819440","https://openalex.org/W2914537975","https://openalex.org/W1976968659","https://openalex.org/W2063755166","https://openalex.org/W1893156667","https://openalex.org/W2371899012","https://openalex.org/W2114676663","https://openalex.org/W2123022840","https://openalex.org/W2154811899","https://openalex.org/W2165948443"],"abstract_inverted_index":{"An":[0],"I/O":[1,23,96],"BIST":[2],"with":[3],"calibrated":[4],"50":[5],"ps":[6],"delay":[7,30,33,54],"measurement":[8,60],"resolution,":[9],"presented":[10],"at":[11],"ITC'10,":[12],"requires":[13],"no":[14],"changes":[15],"to":[16,126],"1149.1":[17],"boundary":[18],"scan":[19],"cells":[20,24,31],"nor":[21],"the":[22,43,53,127],"they":[25],"access,":[26],"and":[27,91],"avoids":[28],"using":[29],"or":[32],"matching.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38,41,73,113],"describe":[39,82,114],"how":[40,115],"improved":[42],"silicon-proven":[44],"resolution":[45,58],"by":[46,121],"10X":[47],"(to":[48],"5":[49],"ps)":[50],"without":[51],"limiting":[52],"range.":[55],"The":[56],"finer":[57],"enables":[59],"of":[61,70,135],"crosstalk":[62],"between":[63],"I/Os,":[64],"which":[65],"is":[66,104],"a":[67],"known":[68],"source":[69],"jitter":[71],"-":[72],"provide":[74],"results":[75],"measured":[76,130],"on":[77,107,137],"an":[78],"FPGA.":[79],"We":[80],"also":[81],"three":[83],"new":[84],"tests":[85],"(for":[86],"duty":[87],"cycle,":[88],"slew":[89],"rate,":[90],"skew)":[92],"that":[93],"unobtrusively":[94],"test":[95,117],"parameters":[97],"while":[98],"high-speed":[99],"data":[100],"from":[101],"core":[102],"logic":[103],"being":[105],"transmitted":[106],"DDR":[108],"pins":[109,136],"(or":[110],"USB2).":[111],"Lastly,":[112],"adaptive":[116],"limits":[118,123],"are":[119],"applied":[120],"setting":[122],"on-chip":[124],"relative":[125],"average":[128],"value":[129],"for":[131],"any":[132],"selected":[133],"group":[134],"each":[138],"device.":[139]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}