{"id":"https://openalex.org/W2078284399","doi":"https://doi.org/10.1109/test.2011.6139161","title":"Multi-function multi-GHz ATE extension using state-of-the-art FPGAs","display_name":"Multi-function multi-GHz ATE extension using state-of-the-art FPGAs","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2078284399","doi":"https://doi.org/10.1109/test.2011.6139161","mag":"2078284399"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091221474","display_name":"A. Majid","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. M. Majid","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA.#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019160373","display_name":"D.C. Keezer","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. C. Keezer","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, USA.#TAB#","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5406,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71217524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8738857507705688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7482984066009521},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6392600536346436},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6066977977752686},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5448094606399536},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5347036123275757},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5340316295623779},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49281051754951477},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.48024871945381165},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47357377409935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46459341049194336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3265247344970703},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.08240857720375061}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8738857507705688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7482984066009521},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6392600536346436},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6066977977752686},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5448094606399536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5347036123275757},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5340316295623779},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49281051754951477},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.48024871945381165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47357377409935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46459341049194336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3265247344970703},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.08240857720375061},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1968891175","https://openalex.org/W2063782396","https://openalex.org/W2108592931","https://openalex.org/W2109666576","https://openalex.org/W2116254336","https://openalex.org/W2116934698","https://openalex.org/W2122656890","https://openalex.org/W2123443166","https://openalex.org/W2127744414","https://openalex.org/W2130587097","https://openalex.org/W2160020708","https://openalex.org/W2160031649","https://openalex.org/W2164574807","https://openalex.org/W2522237127","https://openalex.org/W4285719527","https://openalex.org/W6642697644"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W3023652529","https://openalex.org/W2071567894","https://openalex.org/W2182398074","https://openalex.org/W2480852620","https://openalex.org/W2167086449","https://openalex.org/W2384363195","https://openalex.org/W2122487810","https://openalex.org/W2134262422","https://openalex.org/W4237841534"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,25,31,109,160],"multi-function":[4],"multi-GHz":[5],"test":[6,16,20,141,157],"module":[7,21,142],"designed":[8,23,44,144],"to":[9,45,63,80,86,95,102,122,145,153,173,176],"enhance":[10],"the":[11,52,154,171,177],"performance":[12],"capabilities":[13,121],"of":[14,30,111,181],"automatic":[15],"equipment":[17],"(ATE).":[18],"The":[19,74,115,140],"is":[22,43,97,143],"with":[24,51,127,148],"core":[26,116],"logic":[27,40,117],"block":[28,41,118],"consisting":[29],"high-performance":[32],"FPGA.":[33],"It":[34],"also":[35],"contains":[36],"an":[37],"application":[38],"specific":[39],"that":[42],"perform":[46],"multiple":[47],"functions":[48],"not":[49],"possible":[50],"FPGA":[53],"alone.":[54],"We":[55],"demonstrate":[56],"five":[57],"applications:":[58],"high-speed":[59],"signal":[60],"multiplexing":[61],"up":[62,79,85,94,101],"16Gbps,":[64],"loopback":[65,75],"testing,":[66],"jitter":[67],"injection,":[68],"amplitude":[69,106],"adjustment,":[70],"and":[71,91,105],"timing":[72,83],"adjustment.":[73],"path":[76],"allows":[77,168],"testing":[78],"9.28Gbps.":[81],"Digital":[82],"adjustment":[84,93,107],"10ns":[87],"in":[88],"10ps":[89],"increments,":[90],"fine":[92],"61ps":[96],"shown.":[98],"Jitter":[99],"injection":[100],"81ps":[103],"(p-p)":[104],"over":[108],"range":[110],"600mV":[112],"are":[113],"demonstrated.":[114],"itself":[119],"has":[120],"generate":[123],"10Gbps":[124],"output":[125],"signals":[126,169],"38ps":[128],"(p-p,":[129],"BER":[130],"=":[131],"2":[132],"\u00d7":[133],"10":[134],"<sup":[135],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-5</sup>":[137],")":[138],"jitter.":[139],"be":[146],"compatible":[147],"existing":[149],"ATE":[150,172,183],"infrastructure;":[151],"connecting":[152],"device":[155,161],"under":[156],"(DUT)":[158],"via":[159],"interface":[162],"board":[163],"(DIB).":[164],"A":[165],"bypass":[166],"option":[167],"from":[170],"pass":[174],"through":[175],"DUT,":[178],"permitting":[179],"use":[180],"traditional":[182],"functions.":[184]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}