{"id":"https://openalex.org/W2066387260","doi":"https://doi.org/10.1109/test.2011.6139157","title":"Efficient combination of trace and scan signals for post silicon validation and debug","display_name":"Efficient combination of trace and scan signals for post silicon validation and debug","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2066387260","doi":"https://doi.org/10.1109/test.2011.6139157","mag":"2066387260"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066320524","display_name":"Kanad Basu","orcid":"https://orcid.org/0000-0002-6431-7512"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kanad Basu","raw_affiliation_strings":["Computer and Information Science and Engineering, University of Florida, Gainesville, FL, USA","Computer and Information Science and Engineering, University of Florida, Gainesville FL 32611-6120, USA"],"affiliations":[{"raw_affiliation_string":"Computer and Information Science and Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Computer and Information Science and Engineering, University of Florida, Gainesville FL 32611-6120, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006818844","display_name":"Prabhat Mishra","orcid":"https://orcid.org/0000-0003-3653-6221"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prabhat Mishra","raw_affiliation_strings":["Computer and Information Science and Engineering, University of Florida, Gainesville, FL, USA","Computer and Information Science and Engineering, University of Florida, Gainesville FL 32611-6120, USA"],"affiliations":[{"raw_affiliation_string":"Computer and Information Science and Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Computer and Information Science and Engineering, University of Florida, Gainesville FL 32611-6120, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084851156","display_name":"Priyadarsan Patra","orcid":"https://orcid.org/0000-0002-9585-0598"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyadarsan Patra","raw_affiliation_strings":["Post-Si Validation Architecture, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Post-Si Validation Architecture, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5066320524"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":2.5186,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.89873055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.9222607612609863},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.8405612707138062},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8319039344787598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7307708263397217},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6217176914215088},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5427560806274414},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.382738322019577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37508127093315125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06734210252761841}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.9222607612609863},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.8405612707138062},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8319039344787598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7307708263397217},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6217176914215088},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5427560806274414},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.382738322019577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37508127093315125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06734210252761841},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1554544607","https://openalex.org/W1917409762","https://openalex.org/W2020584063","https://openalex.org/W2082209142","https://openalex.org/W2106186395","https://openalex.org/W2108567808","https://openalex.org/W2110868591","https://openalex.org/W2115935202","https://openalex.org/W2120263045","https://openalex.org/W2122146819","https://openalex.org/W2123205813","https://openalex.org/W2126900578","https://openalex.org/W2137769520","https://openalex.org/W2138849113","https://openalex.org/W2139234345","https://openalex.org/W2140980952","https://openalex.org/W2141207024","https://openalex.org/W2141261568","https://openalex.org/W2160343175","https://openalex.org/W2168040632","https://openalex.org/W2169514898","https://openalex.org/W4243200998","https://openalex.org/W4243896332","https://openalex.org/W6677339423","https://openalex.org/W6678091135","https://openalex.org/W6680221586"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2765830098","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W2978026406","https://openalex.org/W2388687068","https://openalex.org/W1999657508","https://openalex.org/W2399091034","https://openalex.org/W2351581202","https://openalex.org/W2366922255"],"abstract_inverted_index":{"Post-silicon":[0],"validation":[1,26],"is":[2,16,34,68],"as":[3,48],"an":[4,114],"important":[5],"aspect":[6],"of":[7,38,74,83,93,100,122],"any":[8],"integrated":[9],"circuit":[10],"design":[11],"methodology.":[12],"The":[13,90],"primary":[14],"objective":[15],"to":[17,53,65,69,117,127,152],"capture":[18],"the":[19,24,35,42,94,98,129,146,153],"bugs":[20],"that":[21,105,141],"have":[22],"escaped":[23],"pre-silicon":[25],"phase.":[27],"A":[28,62],"major":[29],"challenge":[30],"in":[31,41,58],"post-silicon":[32],"debug":[33],"limited":[36,91],"observability":[37,67],"internal":[39],"signals":[40,75,85,104,126],"circuit.":[43],"Recent":[44],"technological":[45],"advances,":[46],"such":[47],"embedded":[49],"logic":[50],"analysis,":[51],"allow":[52],"store":[54],"some":[55],"signal":[56,131,147],"states":[57],"a":[59,71,80,119],"trace":[60,95,101,123],"buffer.":[61],"promising":[63],"direction":[64],"improve":[66,145],"combine":[70],"small":[72],"set":[73,82],"traced":[76],"every":[77],"cycle":[78],"with":[79],"large":[81],"scan":[84,103,125],"stored":[86],"across":[87],"several":[88],"cycles.":[89],"size":[92],"buffer":[96],"constrains":[97],"number":[99],"and":[102,124],"can":[106,144],"be":[107],"stored.":[108],"In":[109],"this":[110],"paper,":[111],"we":[112],"propose":[113],"efficient":[115],"algorithm":[116],"select":[118],"profitable":[120],"combination":[121],"maximize":[128],"overall":[130],"restoration":[132,148],"performance.":[133],"Our":[134],"experimental":[135],"results":[136],"using":[137],"ISCAS'89":[138],"benchmarks":[139],"demonstrate":[140],"our":[142],"approach":[143],"by":[149],"17%":[150],"compared":[151],"existing":[154],"techniques.":[155]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}