{"id":"https://openalex.org/W2077202792","doi":"https://doi.org/10.1109/test.2011.6139150","title":"A fully cell-based design for timing measurement of memory","display_name":"A fully cell-based design for timing measurement of memory","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2077202792","doi":"https://doi.org/10.1109/test.2011.6139150","mag":"2077202792"},"language":"en","primary_location":{"id":"doi:10.1109/test.2011.6139150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082080714","display_name":"Yi-Chung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Chung Chang","raw_affiliation_strings":["EE Department, National Tsing Hua University, Taiwan","EE Dept., National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["EE Department, National Tsing Hua University, Taiwan","EE Dept., National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012503965","display_name":"Chao-Wen Tzeng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Wen Tzeng","raw_affiliation_strings":["EE Department, National Tsing Hua University, Taiwan","EE Dept., National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102093880","display_name":"Jack Yao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jack Yao","raw_affiliation_strings":["Elite Semiconductor Memory Technology, Inc., HsinChu, Taiwan","Elite Semiconductor Memory Technology Inc., HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"Elite Semiconductor Memory Technology, Inc., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Elite Semiconductor Memory Technology Inc., HsinChu Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082080714"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.0074,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77634593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7666906714439392},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5671695470809937},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5199888348579407},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49586591124534607},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4552924931049347},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.4469010829925537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44185999035835266},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43697935342788696},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.43641138076782227},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43219703435897827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41033118963241577},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36852800846099854},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3624710142612457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33187758922576904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7666906714439392},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5671695470809937},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5199888348579407},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49586591124534607},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4552924931049347},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.4469010829925537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44185999035835266},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43697935342788696},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.43641138076782227},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43219703435897827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41033118963241577},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36852800846099854},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3624710142612457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33187758922576904},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2011.6139150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2011.6139150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1714506282","https://openalex.org/W1969164955","https://openalex.org/W1998000686","https://openalex.org/W1999102886","https://openalex.org/W2074676220","https://openalex.org/W2110131736","https://openalex.org/W2117598842","https://openalex.org/W2127121528","https://openalex.org/W2127383597","https://openalex.org/W2128282260","https://openalex.org/W2129147891","https://openalex.org/W2133663646","https://openalex.org/W2136551117","https://openalex.org/W2151610905","https://openalex.org/W2155648438","https://openalex.org/W2163491574","https://openalex.org/W2171210937","https://openalex.org/W2294545239","https://openalex.org/W4240783951","https://openalex.org/W6669288298","https://openalex.org/W6679164699","https://openalex.org/W6682417319","https://openalex.org/W6682572871"],"related_works":["https://openalex.org/W4230197055","https://openalex.org/W4296749040","https://openalex.org/W621808327","https://openalex.org/W644007644","https://openalex.org/W2497198634","https://openalex.org/W3012257603","https://openalex.org/W1586784764","https://openalex.org/W4292264782","https://openalex.org/W1559289099","https://openalex.org/W2034153483"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,11,29,42,58,75,92,98],"scheme":[4,100],"for":[5],"measuring":[6],"the":[7,17,34,38,49,63,118,140,148,155,167],"timing":[8,35,45],"parameters":[9],"of":[10,67,89],"memory's":[12],"I/O":[13],"interface":[14],"-":[15],"including":[16],"setup/hold":[18,24,50],"time":[19,25,54,66,142,150,157],"and":[20,41,154],"access":[21,53,65,156],"time.":[22,51],"For":[23,52],"measurement,":[26,55],"we":[27,56,95,103],"incorporate":[28],"procedure":[30],"that":[31,60,102,139],"successively":[32],"adjusts":[33],"relation":[36],"between":[37],"clock":[39],"signal":[40],"controllable":[43],"valid":[44],"window":[46],"to":[47],"estimate":[48],"propose":[57,97],"circuit":[59],"can":[61,104,120],"capture":[62],"worst-case":[64],"an":[68],"entire":[69],"Built-In":[70],"Self-Test":[71],"(BIST)":[72],"session":[73],"as":[74],"pulse":[76],"width,":[77],"which":[78],"is":[79,144,152,159,170],"then":[80],"further":[81],"measured":[82],"by":[83,123],"traditional":[84],"time-to-digital":[85],"converter":[86],"(TDC).":[87],"Instead":[88],"just":[90,107],"reporting":[91],"digital":[93,109],"code,":[94],"also":[96,112],"calibration":[99],"so":[101],"report":[105],"not":[106],"some":[108],"codes,":[110],"but":[111],"their":[113],"corresponding":[114],"absolute":[115],"values.":[116],"All":[117],"design":[119],"be":[121],"constructed":[122],"standard":[124],"cells.":[125],"We":[126],"have":[127],"implemented":[128],"it":[129],"in":[130],"TSMC":[131],"0.18nm":[132],"CMOS":[133],"process":[134],"technology.":[135],"Simulation":[136],"results":[137],"show":[138],"setup":[141],"error":[143,151,158],"less":[145],"than":[146],"3%,":[147],"hold":[149],"7.5%,":[153],"4.4%,":[160],"with":[161],"about":[162],"6.2%":[163],"area":[164],"overhead":[165],"when":[166],"memory":[168],"size":[169],"4096\u00d764.":[171]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}