{"id":"https://openalex.org/W2130408546","doi":"https://doi.org/10.1109/test.2010.5699276","title":"Low cost at-speed testing using On-Product Clock Generation compatible with test compression","display_name":"Low cost at-speed testing using On-Product Clock Generation compatible with test compression","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2130408546","doi":"https://doi.org/10.1109/test.2010.5699276","mag":"2130408546"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006214290","display_name":"Brion Keller","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Keller","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016355921","display_name":"Krishna Chakravadhanula","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakravadhanula","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110112053","display_name":"B. E. Foutz","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Foutz","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061006452","display_name":"Vivek Chickermane","orcid":"https://orcid.org/0000-0003-1232-470X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Chickermane","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046257353","display_name":"R. Malneedi","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Malneedi","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079686891","display_name":"T.J. Snethen","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Snethen","raw_affiliation_strings":["Cadence Design Systems, Inc., USA","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019420188","display_name":"V. Iyengar","orcid":"https://orcid.org/0000-0001-6696-3940"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Iyengar","raw_affiliation_strings":["IBM, Corporation, Burlington, VT, USA","IBM Corp., Burlington, Vermont, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Burlington, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corp., Burlington, Vermont, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111841856","display_name":"D. E. Lackey","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Lackey","raw_affiliation_strings":["IBM, Corporation, Burlington, VT, USA","IBM Corp., Burlington, Vermont, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Burlington, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corp., Burlington, Vermont, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078137581","display_name":"Gary Grise","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Grise","raw_affiliation_strings":["IBM, Corporation, Burlington, VT, USA","IBM Corp., Burlington, Vermont, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Burlington, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corp., Burlington, Vermont, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5006214290"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.9987,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7838489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.8564420938491821},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8056577444076538},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6813226938247681},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.5041509866714478},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4603902995586395},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.450953871011734},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44967132806777954},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.42504486441612244},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40557634830474854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3853774070739746},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2675180733203888},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18878555297851562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1473086178302765},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08743402361869812},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08720967173576355}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.8564420938491821},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8056577444076538},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6813226938247681},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.5041509866714478},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4603902995586395},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.450953871011734},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44967132806777954},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.42504486441612244},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40557634830474854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3853774070739746},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2675180733203888},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18878555297851562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1473086178302765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08743402361869812},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08720967173576355},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1581327216","https://openalex.org/W1590110141","https://openalex.org/W1592824829","https://openalex.org/W1625855991","https://openalex.org/W1863819993","https://openalex.org/W2007068450","https://openalex.org/W2102127226","https://openalex.org/W2110881494","https://openalex.org/W2111531873","https://openalex.org/W2123145598","https://openalex.org/W2124407221","https://openalex.org/W2134998505","https://openalex.org/W2139009001","https://openalex.org/W2140842616","https://openalex.org/W2143354328","https://openalex.org/W2144898259","https://openalex.org/W2145598737","https://openalex.org/W2146050449","https://openalex.org/W2150534321","https://openalex.org/W2211326676","https://openalex.org/W6681295685","https://openalex.org/W6681650642"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2543176856","https://openalex.org/W2154529098","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"At-speed":[0],"testing":[1,50],"with":[2,54],"functional":[3],"speed":[4],"clocks":[5],"is":[6,18,52,114],"often":[7],"done":[8],"using":[9,116],"On-Product":[10],"Clock":[11],"Generation":[12],"(OPCG).":[13],"When":[14],"test":[15,35,55,71],"compression":[16,36],"logic":[17],"also":[19,58,77],"embedded":[20],"within":[21],"the":[22,26,29,43,60,120],"circuit's":[23],"DFT":[24],"architecture,":[25],"loading":[27],"of":[28,45,62,80,104],"OPCG":[30,46,121],"programming":[31,122],"bits":[32],"can":[33],"impact":[34],"results.":[37],"We":[38,86],"present":[39,87],"an":[40,95],"approach":[41],"to":[42,68,102,118],"use":[44,61,103],"that":[47,64],"enables":[48,59],"high-speed":[49],"and":[51,73,82],"compatible":[53],"compression.":[56],"It":[57,76],"tests":[63],"pulse":[65],"multiple":[66,105],"domains":[67,107],"further":[69],"reduce":[70],"time":[72],"data":[74],"volume.":[75],"supports":[78],"generation":[79],"inter-domain":[81],"static":[83],"ATPG":[84],"tests.":[85],"results":[88],"on":[89],"four":[90],"designs;":[91],"one":[92],"design":[93],"shows":[94],"over":[96],"35%":[97],"reduction":[98],"in":[99],"patterns":[100],"due":[101],"clock":[106],"per":[108],"test.":[109],"An":[110],"additional":[111],"10+%":[112],"savings":[113],"possible":[115],"side-scan":[117],"load":[119],"registers.":[123]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}