{"id":"https://openalex.org/W2115614031","doi":"https://doi.org/10.1109/test.2010.5699267","title":"A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation","display_name":"A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2115614031","doi":"https://doi.org/10.1109/test.2010.5699267","mag":"2115614031"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078388756","display_name":"Shuou Nomura","orcid":"https://orcid.org/0009-0009-8545-6675"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shuou Nomura","raw_affiliation_strings":["University of Wisconsin, Madison, Madison, USA","University of Wisconsin\u2013Madison  USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin\u2013Madison  USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028943049","display_name":"Karthikeyan Sankaralingam","orcid":"https://orcid.org/0000-0002-8315-2389"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthikeyan Sankaralingam","raw_affiliation_strings":["University of Wisconsin, Madison, Madison, USA","University of Wisconsin\u2013Madison  USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin\u2013Madison  USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110212392","display_name":"Ranganathan Sankaralingam","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranganathan Sankaralingam1","raw_affiliation_strings":["Cadence Design Systems Inc., San Jose, USA",", Cadence Design Systems, Inc., San Jose, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., San Jose, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":", Cadence Design Systems, Inc., San Jose, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078388756"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16091526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.975700318813324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6866337656974792},{"id":"https://openalex.org/keywords/speculation","display_name":"Speculation","score":0.6802616119384766},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6073029637336731},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5132691860198975},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41027557849884033},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1703890562057495},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15685716271400452},{"id":"https://openalex.org/keywords/psychology","display_name":"Psychology","score":0.11000782251358032},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.060768336057662964}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.975700318813324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6866337656974792},{"id":"https://openalex.org/C47941915","wikidata":"https://www.wikidata.org/wiki/Q107885","display_name":"Speculation","level":2,"score":0.6802616119384766},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6073029637336731},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5132691860198975},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41027557849884033},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1703890562057495},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15685716271400452},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.11000782251358032},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.060768336057662964},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C77805123","wikidata":"https://www.wikidata.org/wiki/Q161272","display_name":"Social psychology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2010.5699267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.193.7075","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.193.7075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.wisc.edu/vertical/papers/2010/itc10-replay.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1288227591","display_name":"CAREER: A Vertically Integrated Approach to Microprocessor Design for Unpredictable Silicon","funder_award_id":"0845751","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6671297155","display_name":null,"funder_award_id":"CAREER","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1595368737","https://openalex.org/W2016301038","https://openalex.org/W2095730858","https://openalex.org/W2104677471","https://openalex.org/W2126869140","https://openalex.org/W2129542184","https://openalex.org/W2137697489","https://openalex.org/W2143068308","https://openalex.org/W2143242007","https://openalex.org/W2146065717","https://openalex.org/W2147335992","https://openalex.org/W2613347744","https://openalex.org/W3141370589","https://openalex.org/W3147349573","https://openalex.org/W4236432903","https://openalex.org/W4253998042","https://openalex.org/W4255602098","https://openalex.org/W6600530048"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"This":[0,104],"paper":[1],"proposes":[2],"a":[3,30,41,74],"novel":[4],"path-delay":[5],"fault":[6],"emulation":[7,17,86,112],"technique":[8],"called":[9],"Replay.":[10],"We":[11,39,92],"specifically":[12],"show":[13],"it":[14],"allows":[15],"FPGA":[16,85],"of":[18,76,101,113],"digital":[19],"ICs":[20],"that":[21,95],"adopt":[22],"timing-speculation":[23,114],"techniques.":[24],"For":[25],"each":[26],"flip-flop,":[27],"Replay":[28,96],"builds":[29],"timing-error":[31,66,108],"predictor":[32],"based":[33,59],"on":[34,60,79],"timing-speculation's":[35],"aggressive":[36,62],"clock":[37,63],"period.":[38,64],"use":[40],"heuristic":[42],"which":[43,54],"replicates":[44],"the":[45,61,80,84,99,120],"combination":[46],"logic":[47],"and":[48,83,106,115],"uses":[49],"path":[50],"delays":[51],"to":[52],"determine":[53],"paths":[55],"will":[56],"be":[57],"excited":[58],"The":[65],"prediction":[67,109],"accuracy":[68],"is":[69],"more":[70],"than":[71],"99%":[72],"for":[73],"set":[75],"real":[77],"workloads":[78],"OpenRISC":[81],"processor":[82],"speed":[87],"shows":[88],"practically":[89],"no":[90],"slowdown.":[91],"also":[93],"demonstrate":[94],"can":[97],"evaluate":[98],"impact":[100],"voltage-drop":[102],"timing-faults.":[103],"fast":[105],"accurate":[107],"enables":[110],"practical":[111],"quantitative":[116],"analysis":[117],"early":[118],"in":[119],"design-cycle.":[121]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}