{"id":"https://openalex.org/W2102251512","doi":"https://doi.org/10.1109/test.2010.5699266","title":"RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage","display_name":"RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2102251512","doi":"https://doi.org/10.1109/test.2010.5699266","mag":"2102251512"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078334140","display_name":"Alodeep Sanyal","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Alodeep Sanyal","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys Inc., 700 E Middlefield Road, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc., 700 E Middlefield Road, Mountain View, CA, USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["ECE Department, Duke University, Durham, NC, USA","ECE Dept., Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"ECE Dept., Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103565629","display_name":"Mahmut Yilmaz","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Mahmut Yilmaz","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","Advanced Micro Devices Inc., 1 AMD Place, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices Inc., 1 AMD Place, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Fujiwara","raw_affiliation_strings":["School of Information Science, Nara Institute of Science and Technology, Nara, Japan","[School of Information Science, Nara Institute of Science and Technology, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science, Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[School of Information Science, Nara Institute of Science and Technology, Japan]","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.506,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.68076208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.74163818359375},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6803168058395386},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6300678253173828},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5796021223068237},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5429382920265198},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4999258518218994},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4934948682785034},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.48727428913116455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48538076877593994},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4754098057746887},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47030752897262573},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.42645198106765747},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35497748851776123},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2358626425266266},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23239028453826904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2266082763671875},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15685269236564636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1507362425327301},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11615362763404846},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08135747909545898}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.74163818359375},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6803168058395386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6300678253173828},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5796021223068237},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5429382920265198},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4999258518218994},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4934948682785034},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.48727428913116455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48538076877593994},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4754098057746887},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47030752897262573},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.42645198106765747},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35497748851776123},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2358626425266266},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23239028453826904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2266082763671875},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15685269236564636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1507362425327301},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11615362763404846},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08135747909545898},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2010.5699266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.294.1426","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.294.1426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.ee.duke.edu/~krish/Sanyal_ITC2010.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.41999998688697815,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320331527","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1600468096","https://openalex.org/W1837475237","https://openalex.org/W1852311849","https://openalex.org/W1855007419","https://openalex.org/W1915857416","https://openalex.org/W2009889165","https://openalex.org/W2020058514","https://openalex.org/W2021799856","https://openalex.org/W2102556246","https://openalex.org/W2104196799","https://openalex.org/W2121331887","https://openalex.org/W2121668251","https://openalex.org/W2124618076","https://openalex.org/W2127323744","https://openalex.org/W2127784229","https://openalex.org/W2129317744","https://openalex.org/W2140546147","https://openalex.org/W2146301306","https://openalex.org/W2146657836","https://openalex.org/W2147058777","https://openalex.org/W2147077604","https://openalex.org/W2151740582","https://openalex.org/W2159216000","https://openalex.org/W2162465831","https://openalex.org/W2167069171","https://openalex.org/W2170750518","https://openalex.org/W3140009297","https://openalex.org/W3148024018","https://openalex.org/W6638552477","https://openalex.org/W6675373693","https://openalex.org/W6683322468"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W2118697956"],"abstract_inverted_index":{"Functional":[0],"test":[1,9,30,86,123,128,136,142,244],"sequences":[2,31,87],"play":[3],"an":[4,106,111],"important":[5],"role":[6],"in":[7,68,90,178],"manufacturing":[8],"for":[10,80,197,204,235],"targeting":[11],"defects":[12],"that":[13,63,226],"are":[14,24,151],"not":[15],"detected":[16],"by":[17,83,131],"structural":[18],"test.":[19],"In":[20],"practice,":[21],"functional":[22,85,127,135,243],"tests":[23],"often":[25],"derived":[26],"from":[27,35,156],"existing":[28,242],"design-verification":[29],"and":[32,104,185,215],"they":[33],"suffer":[34],"low":[36],"defect":[37,78,183,239],"coverage.":[38],"Therefore,":[39],"there":[40],"is":[41,129,176],"a":[42,54,98,145,188],"need":[43],"to":[44,75,117],"increase":[45,76],"their":[46],"effectiveness":[47],"using":[48],"design-for-testability":[49],"(DFT)":[50],"techniques.":[51],"We":[52],"present":[53],"non-scan":[55,229],"DFT":[56,174,230],"technique":[57,231],"at":[58],"the":[59,65,77,133,157,162,167,181,198,205,209,216,220,227,238],"register-transfer":[60],"(RT)":[61],"level":[62],"tackles":[64],"above":[66],"problem":[67],"three":[69],"steps.":[70],"It":[71],"can":[72],"be":[73],"used":[74],"coverage":[79,240],"scan-based":[81],"designs":[82],"making":[84],"more":[88],"effective":[89,112],"native":[91],"(non-scan)":[92],"mode.":[93,143],"The":[94,125,172],"proposed":[95,173,228],"method":[96,175],"selects":[97],"small":[99,146],"set":[100,113,147],"of":[101,114,148,161,169,180,200,219,241],"control":[102,119,163],"points,":[103],"through":[105],"efficient":[107],"branch-and-bound":[108],"strategy,":[109],"determines":[110],"truth":[115],"assignments":[116],"these":[118],"points":[120,155,164],"(also":[121],"called":[122,192],"modes).":[124],"original":[126],"expanded":[130],"applying":[132],"same":[134],"sequence":[137],"once":[138],"with":[139],"each":[140],"selected":[141],"Finally,":[144],"state":[149],"elements":[150],"chosen":[152],"as":[153],"observation":[154],"transitive":[158],"fanout":[159],"cone":[160],"based":[165],"on":[166],"number":[168],"recorded":[170],"transitions.":[171],"evaluated":[177],"terms":[179],"unmodeled":[182],"coverage,":[184],"we":[186],"introduce":[187],"new":[189],"surrogate":[190],"metric,":[191],"multi-segment":[193],"long":[194],"path":[195],"sensitization,":[196],"purpose":[199],"evaluation.":[201],"Experimental":[202],"results":[203],"ITC'99":[206],"benchmark":[207],"circuits,":[208],"Open":[210],"RISC":[211],"1200":[212],"SoC":[213],"benchmark,":[214],"Scheduler":[217],"module":[218],"Illinois":[221],"Verilog":[222],"Model":[223],"(IVM)":[224],"show":[225],"offers":[232],"significant":[233],"potential":[234],"ramping":[236],"up":[237],"sequences.":[245]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}