{"id":"https://openalex.org/W2135291295","doi":"https://doi.org/10.1109/test.2010.5699248","title":"Rapid FPGA delay characterization using clock synthesis and sparse sampling","display_name":"Rapid FPGA delay characterization using clock synthesis and sparse sampling","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2135291295","doi":"https://doi.org/10.1109/test.2010.5699248","mag":"2135291295"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040206488","display_name":"Mehrdad Majzoobi","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mehrdad Majzoobi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064062853","display_name":"Eva L. Dyer","orcid":"https://orcid.org/0000-0002-6962-524X"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eva Dyer","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082471192","display_name":"Ahmed Elnably","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Elnably","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019931011","display_name":"Farinaz Koushanfar","orcid":"https://orcid.org/0000-0003-0798-3794"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farinaz Koushanfar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Rice University, Houston, Texas 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040206488"],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":2.5269,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.90391591,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7547978162765503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048950791358948},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5462971329689026},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47606179118156433},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4688469171524048},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4399515390396118},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.383051335811615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3494054675102234},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32325389981269836},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09849226474761963}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7547978162765503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048950791358948},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5462971329689026},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47606179118156433},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4688469171524048},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4399515390396118},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.383051335811615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3494054675102234},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32325389981269836},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09849226474761963},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2010.5699248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.220.8106","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.220.8106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dsp.rice.edu/sites/dsp.rice.edu/files/publications/conference-paper/2010/itcmm97.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W306641292","https://openalex.org/W612784192","https://openalex.org/W1530625153","https://openalex.org/W1532888190","https://openalex.org/W1981293534","https://openalex.org/W2022202043","https://openalex.org/W2053278222","https://openalex.org/W2070196900","https://openalex.org/W2107179775","https://openalex.org/W2126460975","https://openalex.org/W2127379989","https://openalex.org/W2141682861","https://openalex.org/W2143974498","https://openalex.org/W2145096794","https://openalex.org/W2148320667","https://openalex.org/W2154446814","https://openalex.org/W2155042027","https://openalex.org/W2166290916","https://openalex.org/W2169314818","https://openalex.org/W2170735577","https://openalex.org/W2170908768","https://openalex.org/W2611328865","https://openalex.org/W3141266878","https://openalex.org/W6678484314","https://openalex.org/W6685230354"],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W4308216800","https://openalex.org/W2387033670","https://openalex.org/W2571254419","https://openalex.org/W2363310833","https://openalex.org/W2372009607","https://openalex.org/W4205810114","https://openalex.org/W3086807857","https://openalex.org/W2349074811","https://openalex.org/W2384979961"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,67,91,141],"set":[4],"of":[5,12,43,69,95,107,132,144,150,173,187],"novel":[6],"techniques":[7,70,176],"for":[8,40,54,117],"rapid":[9,60],"post-silicon":[10,44],"characterization":[11,56,179],"FPGA":[13,123,137,168],"timing":[14,29,98,180],"variability.":[15],"The":[16],"existing":[17],"built-in":[18],"self-test":[19],"(BIST)":[20],"methods":[21],"work":[22],"by":[23,47,182],"incrementing":[24],"the":[25,33,51,55,74,78,96,104,115,121,129,133,136,154,171,174,178,192],"clock":[26,79,85],"frequency":[27,80,108],"until":[28],"failures":[30],"occur":[31],"within":[32,120],"combinational":[34],"circuit-under-test":[35],"(CUT).":[36],"A":[37],"standing":[38],"challenge":[39],"industrial":[41],"adoption":[42],"device":[45],"profiling":[46],"this":[48,102],"method":[49],"is":[50,110],"time":[52],"required":[53,193],"process.":[57],"To":[58],"perform":[59],"and":[61,83,152,162],"accurate":[62],"delay":[63,116],"characterization,":[64],"we":[65,127],"introduce":[66],"number":[68,106],"to":[71,112,139],"rapidly":[72],"scan":[73],"CUTs":[75,151],"while":[76,189],"changing":[77],"using":[81],"off-chip":[82],"on-chip":[84],"synthesis":[86],"modules.":[87],"We":[88],"next":[89],"find":[90],"compact":[92],"parametric":[93],"representation":[94],"CUT":[97,119,145],"failure":[99],"probability.":[100],"Using":[101],"representation,":[103],"minimum":[105],"samples":[109],"determined":[111],"accurately":[113],"estimate":[114],"each":[118],"2D":[122],"array.":[124],"After":[125],"that,":[126],"exploit":[128],"spatial":[130],"correlation":[131],"delays":[134,146],"across":[135],"die":[138],"measure":[140],"small":[142],"subset":[143],"from":[147],"an":[148],"array":[149],"recover":[153],"remaining":[155],"entries":[156],"with":[157],"high":[158],"accuracy.":[159],"Our":[160],"implementation":[161],"evaluations":[163],"on":[164],"Xilinx":[165],"Virtex":[166],"5":[167],"demonstrate":[169],"that":[170],"combination":[172],"new":[175],"reduces":[177],"overhead":[181],"at":[183],"least":[184],"three":[185],"orders":[186],"magnitude":[188],"simultaneously":[190],"reducing":[191],"storage":[194],"requirements.":[195]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}