{"id":"https://openalex.org/W2164247919","doi":"https://doi.org/10.1109/test.2010.5699247","title":"A programmable BIST for DRAM testing and diagnosis","display_name":"A programmable BIST for DRAM testing and diagnosis","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2164247919","doi":"https://doi.org/10.1109/test.2010.5699247","mag":"2164247919"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Grosso","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026509490","display_name":"Y. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Y. Zhang","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049430681"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.9987,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.78885998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8214390277862549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7433872818946838},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6585187315940857},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6005523800849915},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5920118689537048},{"id":"https://openalex.org/keywords/scrambling","display_name":"Scrambling","score":0.5564841032028198},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.425737202167511},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40200966596603394},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09285366535186768},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09121367335319519}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8214390277862549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7433872818946838},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6585187315940857},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6005523800849915},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5920118689537048},{"id":"https://openalex.org/C182548165","wikidata":"https://www.wikidata.org/wiki/Q2261483","display_name":"Scrambling","level":2,"score":0.5564841032028198},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.425737202167511},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40200966596603394},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09285366535186768},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09121367335319519}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1506429504","https://openalex.org/W1511224872","https://openalex.org/W1595368737","https://openalex.org/W1956774759","https://openalex.org/W2091819133","https://openalex.org/W2101324765","https://openalex.org/W2106935654","https://openalex.org/W2109593923","https://openalex.org/W2115180651","https://openalex.org/W2116427723","https://openalex.org/W2121282960","https://openalex.org/W2131192688","https://openalex.org/W2142661102","https://openalex.org/W2143179291","https://openalex.org/W2149975492","https://openalex.org/W2154260879","https://openalex.org/W2156748177","https://openalex.org/W2157144457","https://openalex.org/W2163518473","https://openalex.org/W6635424516","https://openalex.org/W6681108207","https://openalex.org/W6682487864"],"related_works":["https://openalex.org/W69312893","https://openalex.org/W2349686135","https://openalex.org/W2433923775","https://openalex.org/W4327926368","https://openalex.org/W3130092517","https://openalex.org/W2767807890","https://openalex.org/W2582197177","https://openalex.org/W2735358362","https://openalex.org/W2792968370","https://openalex.org/W3015923041"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"programmable":[4],"Built-In":[5],"Self-Test":[6],"(BIST)":[7],"approach":[8],"for":[9,19,26,36],"DRAM":[10],"test":[11,42,69],"and":[12,28,31,40,61,92],"diagnosis.":[13],"The":[14,44],"proposed":[15,45],"architecture":[16],"suits":[17],"well":[18,24],"embedded":[20],"core":[21],"testing":[22],"as":[23,25,59],"stacked":[27],"stand-alone":[29],"DRAMs":[30],"it":[32],"provides":[33],"programmability":[34],"features":[35],"executing":[37,90],"both":[38],"March":[39],"NPSF-oriented":[41],"algorithms.":[43],"BIST":[46],"structure":[47],"is":[48,82],"designed":[49],"to":[50,65,71],"be":[51],"easily":[52],"customized":[53],"with":[54],"memory":[55,74,87],"topology":[56],"parameters":[57],"such":[58],"scrambling":[60],"mirroring,":[62],"in":[63],"order":[64],"automatically":[66],"adapt":[67],"the":[68,72],"circuitry":[70],"specific":[73],"design.":[75],"Experimental":[76],"results":[77],"show":[78],"that":[79],"area":[80],"overhead":[81],"negligible":[83],"when":[84],"considering":[85],"medium-large":[86],"cuts,":[88],"while":[89],"at-speed":[91],"Back-to-Back":[93],"algorithms":[94],"at":[95],"more":[96],"than":[97],"1GHz.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}