{"id":"https://openalex.org/W2129888171","doi":"https://doi.org/10.1109/test.2010.5699244","title":"ADC linearity testing method with single analog monitoring port","display_name":"ADC linearity testing method with single analog monitoring port","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2129888171","doi":"https://doi.org/10.1109/test.2010.5699244","mag":"2129888171"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061903082","display_name":"Tomohiro Kawachi","orcid":null},"institutions":[{"id":"https://openalex.org/I88100897","display_name":"Yokogawa Electric (Japan)","ror":"https://ror.org/04bdy7914","country_code":"JP","type":"company","lineage":["https://openalex.org/I88100897"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomohiro Kawachi","raw_affiliation_strings":["Yokogama Electric Corporation, Tokyo, Japan","Yokogawa Electric Corporation, Inc. Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Yokogama Electric Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I88100897"]},{"raw_affiliation_string":"Yokogawa Electric Corporation, Inc. Tokyo, Japan","institution_ids":["https://openalex.org/I88100897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007546396","display_name":"Koichi Irie","orcid":null},"institutions":[{"id":"https://openalex.org/I88100897","display_name":"Yokogawa Electric (Japan)","ror":"https://ror.org/04bdy7914","country_code":"JP","type":"company","lineage":["https://openalex.org/I88100897"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi Irie","raw_affiliation_strings":["Yokogama Electric Corporation, Tokyo, Japan","Yokogawa Electric Corporation, Inc. Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Yokogama Electric Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I88100897"]},{"raw_affiliation_string":"Yokogawa Electric Corporation, Inc. Tokyo, Japan","institution_ids":["https://openalex.org/I88100897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061903082"],"corresponding_institution_ids":["https://openalex.org/I88100897"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17011332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.9300749897956848},{"id":"https://openalex.org/keywords/trimming","display_name":"Trimming","score":0.6518355011940002},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5687659978866577},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.546665608882904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4742899537086487},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4365340769290924},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21482187509536743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18631792068481445},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1751541793346405}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.9300749897956848},{"id":"https://openalex.org/C56951928","wikidata":"https://www.wikidata.org/wiki/Q3539213","display_name":"Trimming","level":2,"score":0.6518355011940002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5687659978866577},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.546665608882904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4742899537086487},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4365340769290924},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21482187509536743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18631792068481445},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1751541793346405},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1527774706","https://openalex.org/W2111032961","https://openalex.org/W2141372388","https://openalex.org/W2154916972","https://openalex.org/W2160026778","https://openalex.org/W6631572695","https://openalex.org/W6654068043","https://openalex.org/W6683148205"],"related_works":["https://openalex.org/W2467235537","https://openalex.org/W1493074871","https://openalex.org/W2222099502","https://openalex.org/W1979067309","https://openalex.org/W2375590729","https://openalex.org/W2385024427","https://openalex.org/W171113498","https://openalex.org/W2124661899","https://openalex.org/W2120387100","https://openalex.org/W1976191693"],"abstract_inverted_index":{"We":[0,27,49],"propose":[1],"an":[2],"ADC":[3,61],"linearity":[4,62],"testing":[5,53],"method":[6,14,54],"with":[7,47],"a":[8],"single":[9],"analog":[10],"monitoring":[11,36],"port.":[12],"This":[13],"enables":[15],"direct":[16],"measurement":[17,31],"of":[18],"code":[19,29],"transitions":[20],"without":[21],"clocking":[22],"and":[23,38,64,70],"digital":[24],"signal":[25],"processing.":[26],"analyzed":[28],"transition":[30],"errors":[32,42],"caused":[33],"by":[34],"additional":[35],"circuits,":[37],"verified":[39],"that":[40],"the":[41,51],"are":[43],"less":[44],"than":[45],"0.1LSB":[46],"simulations.":[48],"applied":[50],"proposed":[52],"to":[55],"laser":[56],"wafer":[57],"trimming":[58],"(LWT)":[59],"for":[60],"improvement,":[63],"achieved":[65],"integral":[66],"non-linearity":[67,72],"(INL)":[68],"0.26LSB":[69],"differential":[71],"(DNL)":[73],"0.30LSB":[74],"respectively.":[75]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}