{"id":"https://openalex.org/W2170909275","doi":"https://doi.org/10.1109/test.2010.5699238","title":"Mask versus Schematic - an enhanced design-verification flow for first silicon success","display_name":"Mask versus Schematic - an enhanced design-verification flow for first silicon success","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2170909275","doi":"https://doi.org/10.1109/test.2010.5699238","mag":"2170909275"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018510268","display_name":"Tseng-Chin Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tseng-Chin Luo","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Taiwan Semiconductor Manufacturing Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083867739","display_name":"Eric Leong","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Leong","raw_affiliation_strings":["Altera Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mango C.-T. Chao","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057254625","display_name":"Philip A. Fisher","orcid":"https://orcid.org/0000-0002-5399-7233"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Philip A. Fisher","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012114201","display_name":"Wen-Hsiang Chang","orcid":"https://orcid.org/0000-0001-5851-1848"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hsiang Chang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2943,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66841731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.9301059246063232},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9005399942398071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7441284656524658},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7273042798042297},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5918840169906616},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5594689249992371},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5414528846740723},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4663609266281128},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4405522346496582},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43447935581207275},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42728516459465027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34320950508117676},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3405653238296509},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3007150888442993},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27837690711021423},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2599138617515564},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16171813011169434},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09902200102806091},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09434205293655396}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9301059246063232},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9005399942398071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7441284656524658},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7273042798042297},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5918840169906616},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5594689249992371},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5414528846740723},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4663609266281128},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4405522346496582},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43447935581207275},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42728516459465027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34320950508117676},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3405653238296509},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3007150888442993},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27837690711021423},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2599138617515564},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16171813011169434},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09902200102806091},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09434205293655396},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1978000252","https://openalex.org/W2002836761","https://openalex.org/W2009150647","https://openalex.org/W2022691599","https://openalex.org/W2073992554","https://openalex.org/W2116872735","https://openalex.org/W2126967076","https://openalex.org/W2139968172","https://openalex.org/W2148390345","https://openalex.org/W2151612684","https://openalex.org/W2154068973","https://openalex.org/W2168979836","https://openalex.org/W2541857965","https://openalex.org/W2542687691","https://openalex.org/W3148466322","https://openalex.org/W4229627167","https://openalex.org/W4236921051","https://openalex.org/W4239868553","https://openalex.org/W4240128100","https://openalex.org/W4243598588","https://openalex.org/W4252530673","https://openalex.org/W6631122486","https://openalex.org/W6651109182","https://openalex.org/W6680364933","https://openalex.org/W6681899340","https://openalex.org/W6682748899"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2123076670","https://openalex.org/W2038511870","https://openalex.org/W2543290882","https://openalex.org/W2126475478","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2326620043","https://openalex.org/W4386859294","https://openalex.org/W2118796996"],"abstract_inverted_index":{"Layout":[0],"versus":[1],"Schematic":[2],"(LVS)":[3],"is":[4,124],"a":[5,145,157],"commonly":[6],"used":[7],"technique":[8],"employed":[9],"at":[10,120],"the":[11,16,35,66,80,112,121,153,171,174,182,205,213],"design":[12,122,147],"stage":[13,123],"to":[14,33,43,65,98,169],"insure":[15,170],"correctness":[17,172],"of":[18,83,130,162,173,204,217],"physical":[19,191],"layout.":[20],"However,":[21],"as":[22],"process":[23,48,135,209],"technologies":[24],"continually":[25],"advance,":[26],"increasingly":[27],"complex":[28],"boolean":[29,227],"operations":[30],"are":[31,40,95],"required":[32],"produce":[34],"desired":[36],"on-mask":[37],"patterns,":[38],"which":[39,52,94,150],"frequently":[41],"optimized":[42],"enhance":[44],"transistor":[45],"performance":[46,74],"and":[47,75,215],"margin.":[49],"Design":[50],"layout":[51,61],"has":[53],"been":[54],"verified":[55],"by":[56,100],"LVS":[57,114,118],"may":[58],"undergo":[59],"substantial":[60],"changes":[62],"when":[63],"subjected":[64],"mask":[67,91,164,176,225],"generation":[68,92,165,226],"booleans,":[69,93,166],"with":[70,156],"potential":[71],"implications":[72],"for":[73],"margin":[76],"estimation,":[77],"particularly":[78],"given":[79],"aggressive":[81],"use":[82],"stressors":[84],"in":[85,90,108,133,167,220],"modern":[86],"CMOS":[87],"technologies.":[88,136],"Errors":[89],"very":[96],"difficult":[97],"detect":[99],"present":[101],"primitive":[102],"inspection":[103],"methods,":[104],"can":[105,185],"easily":[106],"result":[107],"functional":[109],"failure":[110],"although":[111],"initial":[113],"predicted":[115],"success.":[116],"Therefore,":[117],"performed":[119,187],"no":[125],"longer":[126],"an":[127],"iron-clad":[128],"guarantee":[129],"chip":[131],"functionality":[132],"advanced":[134,208],"In":[137],"this":[138,218],"paper,":[139],"we":[140],"introduce":[141],"Mask-versus-Schematic":[142],"(MVS)":[143],"verification,":[144],"novel":[146],"verification":[148,192],"flow":[149],"directly":[151],"compares":[152],"schematic":[154],"netlist":[155,158],"extracted":[159],"after":[160],"application":[161],"all":[163],"order":[168],"final":[175],"data":[177],"just":[178],"before":[179],"tapeout.":[180],"Furthermore,":[181],"introduced":[183],"methodology":[184,219],"be":[186],"using":[188,200],"currently":[189],"available":[190],"EDA":[193],"tools.":[194],"The":[195],"experimental":[196],"results":[197],"presented":[198],"here,":[199],"examples":[201],"from":[202,224],"some":[203],"industry's":[206],"most":[207],"technology":[210],"nodes,":[211],"demonstrate":[212],"effectiveness":[214],"efficiency":[216],"detecting":[221],"errors":[222],"resulting":[223],"operations.":[228]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}